Design and FPGA Implementation of a Quasi-Cyclic LDPC Decoder

  • Honglin ZhaoEmail author
  • Haiyue ZhangEmail author
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 463)


The excellent error correction performance of Low-Density Parity Check code has made it widely used in many modern communication systems, including space communication system. This paper describes a design and FPGA implementation of a quasi-cyclic LDPC decoder based on Min-Sum Algorithm. The partially parallel design solves the contradiction between the consumption of hardware resource and decoding efficiency. The decoder achieves up to a BER of 10−3 at 4 dB, and a throughput of 300 Mbps per iteration for a code length of 8176.


LDPC Min-Sum Algorithm Partially parallel decoder FPGA 



This work was supported by the Fundamental Research Funds for the Center Universities (Grant No. HIT.MKSTISP.2016 13).


  1. 1.
    Shannon, C.E.: A mathematical theory of communication. Bell Syst. Tech. J. 27, 379–423 (1948)Google Scholar
  2. 2.
    Gallager, R.G.: Low density parity check codes. IEEE Trans. Inf. Theory 8(3), 208–220 (1962)Google Scholar
  3. 3.
    Tanner, R.M.: A recursive approach to low complexity codes. IEEE Trans. Inf. Theory IT-27(9), 533–547 (1981)Google Scholar
  4. 4.
    MacKay, D.J.C., Neal, R.M.: Near Shannon limit performance of low-density parity check codes. Electron. Lett. 32, 1645–1646 (1966)Google Scholar
  5. 5.
    Pearl, J.: Probabilistic Reasoning in Intelligent Systems: Networks of Plausible Inference, p. 552. Morgan Kaufmann Publishers Inc., San Francisco (1988)Google Scholar
  6. 6.
    Hu, X.-Y., Eleftheriou, E., Arnold, D.-M., Dholakia, A.: Efficient implementations of the sum-product algorithm for decoding LDPC codes. In: IEEE Global Telecommunications Conference, vol. 1, pp. 1036–1041 (2011)Google Scholar
  7. 7.
    Fossorier, M.P.C., Mihaljevic, M., Imai, H.: Reduced complexity iterative decoding of low-density parity-check codes based on belief propagation. IEEE Trans. Commun. 47, 673–680 (1999)Google Scholar
  8. 8.
    CCSDS 131.0-B-2.2011: TM Synchronization and Channel Coding, Washington, DC, USA (2007)Google Scholar
  9. 9.
    Yeo, E., et al.: High throughput low-density parity-check decoder architectures. In: Proceedings of IEEE ICCT 2001, pp. 3019–3024 (2001)Google Scholar
  10. 10.
    Zhang, T.: Efficient VLSI architectures for error-correcting coding. Ph.D. dissertation, University of Minnesota, pp. 51–77, July 2002Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Harbin Institute of TechnologyHarbinChina

Personalised recommendations