SOI For Harsh Environment Applications in the USA
Chapter
Abstract
SOI Technology has received much attention since the announcement of an SOI line of microprocessor products by IBM in 1998. Semiconductor manufacturers such as Motorola have followed IBM’s lead and have announced SOI products [1], while other major US semiconductor vendors such as AMD are currently developing SOI products. Most of these companies develop SOI products for low-power, low-voltage applications, however, a small number of vendors have specialized in the field of harsh-environment electronics, which will be the topic of this paper.
Keywords
Threshold Voltage Open Loop Gain Lincoln Laboratory Bulk CMOS Sacrificial Oxidation
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Preview
Unable to display preview. Download preview PDF.
References
- 1.http://www.soisolutions.comGoogle Scholar
- 2.http://www.ibis.com/wafer.htmGoogle Scholar
- 3.http://www.soitec.com/Google Scholar
- 4.http://www.canon.co.jp/Eltran/elt_ndex-e.htmlGoogle Scholar
- 5.K. Sakaguchi and T. Yonehara, “SOI wafers based on epitaxial technology”, Solid-State Technology, pp. 88–92, June 2000Google Scholar
- 6.http://www.peregrine-semi.com/Tech/UTSiProc.htmGoogle Scholar
- 7.http://www.chips.ibm.com/bluelogic/showcase/soi/Google Scholar
- 8.http://www.planetit.com/techcenters/docs/desktop_computing/news/ PIT19990618S0050Google Scholar
- 9.http://www.edtn.com/story/prod/OEG20000815S0049-RGoogle Scholar
- 10.http://www.zdnet.com/zdnn/stories/news/0,4586,2336967,00.htmlGoogle Scholar
- 11.http://www.eocenter.com/edtn/out.asp?n=33586386&ty=all&drlyear=1999 &dr2=on&dr2day=26&i=SOIbop=AND&ty2=all&relrange=0&dr2year=2000&dType=range&r ange=between&drlmonth=l&drl=on&drlday=01&dr2month=5&url=http%3A%2F%2Fwww% 2Esemibiznews%2Ecom%2Fstory%2FOEG20000411S0053&title=HP+unveils+64%2Dbit+RIS C+processor+made+with+copper%2C+SOI+technologiesGoogle Scholar
- 12.http://www.zdnet.com/zdnn/stories/news/0,4586,2594500,00.htmlGoogle Scholar
- 13.http://www.ti.com/research/docs/deviflow.htmGoogle Scholar
- 14.http://www.ssec.honeywell.comGoogle Scholar
- 15.http://content.honeywell.com/space/news/release/mot-hi.htmGoogle Scholar
- 16.http://www.synova.com/proc/processors.htmlGoogle Scholar
- 17.http://www.ll.mit.edu/AST/soipage.htmlGoogle Scholar
- 18.C.K. Chen et al., “SLOTFET fabrication of self-aligned sub-100-nm fully depleted SOI CMOS”, Proceedings of the IEEE International SOI Conference, p. 82, 2000Google Scholar
- 19.A.J. Auberton-Hervé et al., “High-temperature applications of SIMOX trechnology”, Japanese Solid State Technology, pp. 12–17, Dec. 1993 (In Japanese)Google Scholar
- 20.J.P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 2nd Edition”, Kluwer Academic Publishers, pp. 23–236, 1977Google Scholar
- 21.http://www.ssec.honeywell.corn/hightemp/datasheets/htmo/htmo.htmlGoogle Scholar
- 22.http://www.ssec.honeywell.com/hightemp/datasheets.htmlGoogle Scholar
- 23.B. Gentinne, J.P. Eggermont and J.P. Colinge, “Performances of SOI CMOS OTA combining ZTC and gain-boosting techniques”, Electronics Letters 32-24, 2092–2093, 1995CrossRefGoogle Scholar
- 24.B. Gentinne, J.P. Eggermont, D. Flandre, J.P. Colinge, “Fully depleted SOI-CMOS technology for high temperature IC applications”, Materials Science and Engineering B46, 1–7, 1997Google Scholar
Copyright information
© Springer Science+Business Media Dordrecht 2002