Advertisement

Extensions of the hArtes Tool Chain

  • Ferruccio Bettarelli
  • Emanuele Ciavattini
  • Ariano Lattanzi
  • Giovanni Beltrame
  • Fabrizio Ferrandi
  • Luca Fossati
  • Christian Pilato
  • Donatella Sciuto
  • Roel J. Meeuws
  • S. Arash Ostadzadeh
  • Zubair Nawaz
  • Yi Lu
  • Thomas Marconi
  • Mojtaba Sabeghi
  • Vlad Mihai SimaEmail author
  • Kamana Sigdel

Abstract

In this chapter, we describe functionality which has also been developed in the context of the hArtes project but that were not included in the final release or that are separately released. The development of the tools described here was often initiated after certain limitations of the current toolset were identified. This was the case of the memory analyser QUAD which does a detailed analysis of the memory accesses. Other tools, such as the rSesame tool, were developed and explored in parallel with the hArtes tool chain. This tool assumes a KPN-version of the application and then allows for high level simulation and experimentation with different mappings and partitionings. Finally, ReSP was developed to validate the partitioning results before a real implementation was possible.

Keywords

Memory Access Memory Block Runtime System Design Space Exploration General Purpose Processor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Arnout, G.: SystemC standard. In: Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific, pp. 573–577 (2000) CrossRefGoogle Scholar
  2. 2.
    Beltrame, G., Fossati, L., Sciuto, D.: ReSP: a nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems archive, December, vol. 28(12) (2009) Google Scholar
  3. 3.
    Cescirio, W., Baghdadi, A., Gauthier, L., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A.A.: Diaz-Nava, M.: Component-based design approach for multicore SoCs. In: 39th Proceedings of Design Automation Conference, 2002, pp. 789–794 (2002) Google Scholar
  4. 4.
    Chaves, R., Kuzmanov, G.K., Sousa, L.A., Vassiliadis, S.: Cost-efficient SHA hardware accelerators. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16(8), 999–1008 (2008). ISSN 1063-8210 CrossRefGoogle Scholar
  5. 5.
    de Mattos, J.C.B., Wong, S., Carro, L.: The Molen FemtoJava Engine. In: Proceedings of IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), USA, September, pp. 19–22 (2006) CrossRefGoogle Scholar
  6. 6.
    Dorta, A.J.: The OpenMP source code repository. In: 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP’05), February, pp. 244–250 (2005) CrossRefGoogle Scholar
  7. 7.
    Graham, S.L., Kessler, P.B., Mckusick, M.K.: Gprof: a call graph execution profiler. SIGPLAN Not. 17(6), 120–126 (1982) CrossRefGoogle Scholar
  8. 8.
    Hasan, L., Al-Ars, Z.: Accurate profiling and acceleration evaluation of the Smith-Waterman algorithm using the MOLEN platform. In: Proceedings of IADIS International Conference on Applied Computing, Algarve, Portugal, April, pp. 188–194 (2008) Google Scholar
  9. 9.
  10. 10.
  11. 11.
    Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. of the IFIP74 (1974) Google Scholar
  12. 12.
    Kogge, P.M., Stone, H.S.: A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Comput. C-22, 786–793 (1973) MathSciNetCrossRefGoogle Scholar
  13. 13.
    Kuzmanov, G.K., Gaydadjiev, G.N., Vassiliadis, S.: The Virtex II Pro MOLEN processor. In: Proceedings of International Workshop on Computer Systems: Architectures, Modelling, and Simulation (SAMOS), Samos, Greece, July. LNCS, vol. 3133, pp. 192–202 (2004) CrossRefGoogle Scholar
  14. 14.
    Kuzmanov, G., Gaydadjiev, G.N., Vassiliadis, S.: The Molen media processor: design and evaluation. In: WASP’05 Google Scholar
  15. 15.
    Lu, Y., Marconi, T., Gaydadjiev, G.N., Bertels, K.L.M.: A new model of placement quality measurement for online task placement. In: Proceeding of Prorisc Conference, Veldhoven, The Netherlands, November 2007 Google Scholar
  16. 16.
    Lu, Y., Marconi, T., Gaydadjiev, G.N., Bertels, K.L.M.: An efficient algorithm for free resources management on the FPGA. In: Proceedings of Design, Automation and Test in Europe (DATE 08), Munich, Germany, March, pp. 1095–1098 (2008) CrossRefGoogle Scholar
  17. 17.
    Lu, Y., Marconi, T., Gaydadjiev, G.N., Bertels, K.L.M., Meeuws, R.J.: A Self-adaptive on-line task placement algorithm for partially reconfigurable systems. In: Proceedings of the 22nd Annual International Parallel and Distributed Processing Symposium (IPDPS)—RAW2008, Miami, Florida, USA, April, p. 8 (2008) Google Scholar
  18. 18.
    Lu, Y., Marconi, T., Bertels, K.L.M., Gaydadjiev, G.N.: Online task scheduling for the FPGA-based partially reconfigurable systems. In: International Workshop on Applied Reconfigurable Computing (ARC), Karlsruhe, Germany, March, pp. 216–230 (2009) Google Scholar
  19. 19.
    Lu, Y., Marconi, T., Bertels, K.L.M., Gaydadjiev, G.N.: A communication aware online task scheduling algorithm for FPGA-based partially reconfigurable systems. In: IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2010), Charlotte, North Carolina, USA, May 2010 Google Scholar
  20. 20.
    Luk, C.K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proc. of PLDI, pp. 190–200 (2005) Google Scholar
  21. 21.
    Marconi, T., Lu, Y., Bertels, K.L.M., Gaydadjiev, G.N.: Online hardware task scheduling and placement algorithm on partially reconfigurable devices. In: Proceedings of International Workshop on Applied Reconfigurable Computing (ARC), London, UK, March, pp. 306–311 (2008) Google Scholar
  22. 22.
    Marconi, T., Lu, Y., Bertels, K.L.M., Gaydadjiev, G.N.: Intelligent merging online task placement algorithm for partial reconfigurable systems. In: Proceedings of Design, Automation and Test in Europe (DATE), Munich, Germany, March, pp. 1346–1351 (2008) Google Scholar
  23. 23.
    Marconi, T., Lu, Y., Bertels, K.L.M., Gaydadjiev, G.N.: A novel fast online placement algorithm on 2D partially reconfigurable devices. In: Proceedings of the International Conference on Field-Programmable Technology (FPT), Sydney, Australia, December, pp. 296–299 (2009) Google Scholar
  24. 24.
    Marconi, T., Lu, Y., Bertels, K.L.M., Gaydadjiev, G.N.: 3D compaction: a novel blocking-aware algorithm for online hardware task scheduling and placement on 2D partially reconfigurable devices. In: Proceedings of the International Symposium on Applied Reconfigurable Computing (ARC), Bangkok, Thailand, March 2010 Google Scholar
  25. 25.
    Moscu Panainte, E., Bertels, K.L.M., Vassiliadis, S.: The PowerPC backend Molen compiler. In: 14th International Conference on Field-Programmable Logic and Applications (FPL), Antwerp, Belgium, September. Lecture Notes in Computer Science, vol. 3203, pp. 434–443. Springer, Berlin (2004) Google Scholar
  26. 26.
    Nawaz, Z., Dragomir, O.S., Marconi, T., Moscu Panainte, E., Bertels, K.L.M., Vassiliadis, S.: Recursive variable expansion: a loop transformation for reconfigurable systems. In: Proceedings of International Conference on Field-Programmable Technology 2007, December, pp. 301–304 (2007) CrossRefGoogle Scholar
  27. 27.
    Nawaz, Z., Shabbir, M., Al-Ars, Z., Bertels, K.L.M.: Acceleration of smith-waterman using recursive variable expansion. In: 11th Euromicro Conference on Digital System Design (DSD-2008), September, pp. 915–922 (2008) Google Scholar
  28. 28.
    Nawaz, Z., Marconi, T., Stefanov, T.P., Bertels, K.L.M.: Flexible pipelining design for recursive variable expansion. In: Parallel and Distributed Processing Symposium, International, May 2009 Google Scholar
  29. 29.
    Nawaz, Z., Stefanov, T.P., Bertels, K.L.M.: Efficient hardware generation for dynamic programming problems. In: ICFPT’09, December 2009 Google Scholar
  30. 30.
    Nawaz, Z., Sumbul, H., Bertels, K.L.M.: Fast smith-waterman hardware implementation. In: Parallel and Distributed Processing Symposium, International, April 2010 Google Scholar
  31. 31.
    Open SystemC Initiative (OSCI): OSCI TLM2 USER MANUAL, November 2007 Google Scholar
  32. 32.
    Paulin, P., Pilkington, C., Bensoudane, E.: StepNP: a System-Level exploration platform for network processors. IEEE Des. Test 19(6), 17–26 (2002) CrossRefGoogle Scholar
  33. 33.
    Pimentel, A.D., et al.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput. 55(2), 99–112 (2006) CrossRefGoogle Scholar
  34. 34.
    Sabeghi, M., Bertels, K.: Toward a runtime system for reconfigurable computers: a virtualization approach. In: Design, Automation and Test in Europe (DATE09), April 2009 Google Scholar
  35. 35.
    Sabeghi, M., Bertels, K.: Interfacing operating systems and polymorphic computing platforms based on the Molen programming paradigm. In: Sixth Annual Workshop on the Interaction between Operating Systems and Computer Architecture, June 2010 Google Scholar
  36. 36.
    Sabeghi, M., Sima, V., Bertels, K.: Compiler assisted runtime task scheduling on a reconfigurable computer. In: 19th International Conference on Field Programmable Logic and Applications (FPL09), August 2009 Google Scholar
  37. 37.
    Sabeghi, M., Mushtaq, H., Bertels, K.: Runtime multitasking support on reconfigurable accelerators. In: First International Workshop on Highly-Efficient Accelerators and Reconfigurable Technologies, June, pp. 54–59 (2010) Google Scholar
  38. 38.
    Sigdel, K., et al.: rSesame-A generic system-level runtime simulation framework for reconfigurable architectures. In: Proc. of FPT09 (2009) Google Scholar
  39. 39.
    Sima, V.M., Bertels, K.: Runtime memory allocation in a heterogeneous reconfigurable platform. In: IEEE International Conference on ReConFigurable Computing and FPGA (2009) Google Scholar
  40. 40.
    Vassiliadis, S., Wong, S., Cotofana, S.: The MOLEN ρμ-coded processor. In: Proceedings of International Conference on Field-Programmable Logic and Applications (FPL). LNCS, vol. 2147, pp. 275–285. Springer, Berlin (2001) CrossRefGoogle Scholar
  41. 41.
    Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Moscu Panainte, E.: The MOLEN polymorphic processor. IEEE Trans. Comput. 53, 1363–1375 (2004) CrossRefGoogle Scholar
  42. 42.
    Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K.L.M., Kuzmanov, G.K., Moscu Panainte, E.: The Molen polymorphic processor. IEEE Trans. Comput. 53(11), 1363–1375 (2004) CrossRefGoogle Scholar
  43. 43.
    Xilinx, Inc: Early access partial reconfiguration user guide, Xilinx user guide UG208 (2006) Google Scholar
  44. 44.
    Xilinx, Inc: Virtex-4 FPGA Configuration User Guide, Xilinx user guide UG071 (2008) Google Scholar
  45. 45.
    Xilinx, Inc: Virtex-II Platform FPGA User Guide, Xilinx user guide UG002 (2007) Google Scholar
  46. 46.
    Yankova, Y., Bertels, K., Kuzmanov, G., Gaydadjiev, G., Lu, Y., Vassiliadis, S.: DWARV: DelftWorkBench automated reconfigurable VHDL generator. In: FPL’07 Google Scholar
  47. 47.
    Yu, L., Abdi, S., Gajski, D.: Transaction level platform modeling in SystemC for Multi-Processor designs. Technical report (2007) Google Scholar

Copyright information

© Springer Science+Business Media B.V. 2012

Authors and Affiliations

  • Ferruccio Bettarelli
    • Emanuele Ciavattini
      • Ariano Lattanzi
        • Giovanni Beltrame
          • 1
        • Fabrizio Ferrandi
          • 1
        • Luca Fossati
          • 1
        • Christian Pilato
          • 1
        • Donatella Sciuto
          • 1
        • Roel J. Meeuws
          • 2
        • S. Arash Ostadzadeh
          • 2
        • Zubair Nawaz
          • 2
        • Yi Lu
          • 2
        • Thomas Marconi
          • 2
        • Mojtaba Sabeghi
          • 2
        • Vlad Mihai Sima
          • 2
          Email author
        • Kamana Sigdel
          • 2
        1. 1.Leaff EngineeringPorto Potenza PicenaItaly
        2. 2.Politecnico di MilanoMilanItaly

        Personalised recommendations