Conclusions and Recommendations
Abstract
With the fast advancement of CMOS fabrication technology, more and more signal-processing functions are implemented in the digital domain for a lower cost, lower power consumption, higher yield, and higher re-configurability. The trend of increasing integration level for integrated circuits has forced the A/D converter interface to reside on the same silicon in complex mixed-signal ICs containing mostly digital blocks for DSP and control. However, specifications of the converters in various applications emphasize high dynamic range and low spurious spectral performance. It is nontrivial to achieve this level of linearity in a monolithic environment where post-fabrication component trimming or calibration is cumbersome to implement for certain applications or/and for cost and manufacturability reasons. Additionally, as CMOS integrated circuits are accomplishing unprecedented integration levels, potential problems associated with device scaling – the short-channel effects – are also looming large as technology strides into the deep-submicron regime. The A/D conversion process involves sampling the applied analog input signal and quantizing it to its digital representation by comparing it to reference voltages before further signal processing in subsequent digital systems. Depending on how these functions are combined, different A/D converter architectures can be implemented with different requirements on each function. As discussed in Chapter 2, practical realizations show the trend that to a first order, converter power is directly proportional to sampling rate. However, power dissipation required becomes nonlinear as the speed capabilities of a process technology are pushed to the limit. Pipeline and two-step/multi-step converters tend to be the most efficient at achieving a given resolution and sampling rate specification.
References
- 133.Y.C. Jenq, Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers. IEEE Trans. Instrum. Meas. 37(2), 245–251 (1988)CrossRefGoogle Scholar
- 336.J. Doernberg, H.-S. Lee, D.A. Hodges, Full-speed testing of A/D converters. IEEE J. Solid-State Circuits 19(6), 820–827 (1984)CrossRefGoogle Scholar
- 414.M. Vanden Bossche, J. Schoukens, J. Eenneboog, Dynamic testing and diagnostics of A/D converters. IEEE Trans Circuits Syst 33(8), 775–785 (1986)CrossRefGoogle Scholar
- 433.M.F. Wagdy, S.S. Awad, Determining ADC effective number of bits via histogram testing. IEEE Trans. Instrum. Meas. 40(4), 770–772 (1991)CrossRefGoogle Scholar