Erlangen Slot Machine: An FPGA-Based Dynamically Reconfigurable Computing Platform

  • Josef AngermeierEmail author
  • Christophe Bobda
  • Mateusz Majer
  • Jürgen Teich


Dynamically partially reconfigurable architectures combine high performance and flexibility. They offer a novel possibility to dynamically load and execute hardware modules, previously only known for software modules. In order to realize these promises, the following dilemmas had to be solved: the too often limited memory of reconfigurable architectures for many data-intensive applications, the restricted communication possibilities for partial hardware modules, the unflexible tool flow for partial module design, and the IO-pin dilemma, that the placement of hardware modules, with requirements for input and output signals to the periphery, was predetermined to a single position. These were physical restrictions and technical problems limiting the scope or applicability of dynamically partially reconfigurable architectures. This led us to the development of a new FPGA-based reconfigurable computer called Erlangen Slot Machine, a platform for interdisciplinary research on dynamically reconfigurable systems. It leverages many architectural constraints of existing platforms and allows a user to partially reconfigure hardware modules arranged in so-called slots. The uniqueness of this computer stems from a) a new slot-oriented hardware architecture, b) a set of novel inter-module communication techniques, and c) concepts for dynamic and partial reconfiguration management.


Video Streaming Hardware Module Reconfigurable Architecture Crossbar Switch Video Stream System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Ahmadinia, A., Ding, J., Bobda, C., Teich, J.: Design and implementation of reconfigurable multiple bus on chip (RMBoC). Technical Report 02-2004, University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design (2004) Google Scholar
  2. 2.
    Ahmadinia, A., Bobda, C., Ding, J., Majer, M., Teich, J., Fekete, S., van der Veen, J.: A practical approach for circuit routing on dynamic reconfigurable devices. In: Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping, Montreal, Canada, pp. 84–90 (2005) Google Scholar
  3. 3.
    Ahmadinia, A., Bobda, C., Majer, M., Teich, J., Fekete, S., van der Veen, J.: DyNoC: A dynamic infrastructure for communication in dynamically reconfigurable devices. In: Proceedings of the International Conference on Field-Programmable Logic and Applications, Tampere, Finland, pp. 153–158 (2005) Google Scholar
  4. 4.
    Alpha Data Ltd.: ADM-XRC-II Xilinx Virtex-II PMC (2002). URL
  5. 5.
    Angermeier, J., Batzer, U., Majer, M., Teich, J., Claus, C., Stechele, W.: Reconfigurable HW/SW architecture of a real-time driver assistance system. In: Proceedings of the Fourth International Workshop on Applied Reconfigurable Computing (ARC). Lecture Notes in Computer Science (LNCS), pp. 149–159. Springer, London (2008) Google Scholar
  6. 6.
    Bobda, C., Ahmadinia, A., Majer, M., Ding, J., Teich, J.: Modular video streaming on a reconfigurable platform. In: Proceedings of the IFIP International Conference on Very Large Scale Integration, Perth, Australia, pp. 103–108 (2005) Google Scholar
  7. 7.
    Bobda, C., Majer, M., Ahmadinia, A., Haller, T., Linarth, A., Teich, J.: Increasing the flexibility in FPGA-based reconfigurable platforms: The Erlangen Slot Machine. In: Proceedings of the IEEE Conference on Field-Programmable Technology, Singapore, Singapore, pp. 37–42 (2005) Google Scholar
  8. 8.
    Bobda, C., Majer, M., Ahmadinia, A., Haller, T., Linarth, A., Teich, J., Fekete, S.P., van der Veen, J.: The Erlangen Slot Machine: A highly flexible FPGA-based reconfigurable platform. In: Proceeding IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 319–320 (2005) Google Scholar
  9. 9.
    Celoxica Ltd.: Rc2000 Development Board (2004). URL
  10. 10.
    Claus, C., Stechele, W., Kovatsch, M., Angermeier, J., Teich, J.: A comparison of embedded reconfigurable video-processing architectures. In: Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on, pp. 587–590 (2008). doi: 10.1109/FPL.2008.4630015
  11. 11.
    Dittmann, F., Weber, E., Montealegre, N.: Implementation of the reconfiguration port scheduling on the Erlangen Slot Machine. In: FPGA ’09: Proceeding of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 282. ACM, New York (2009). doi: 10.1145/1508128.1508192 CrossRefGoogle Scholar
  12. 12.
    ElGindy, H.A., Somani, A.K., Schröder, H., Schmeck, H., Spray, A.: RMB—a reconfigurable multiple bus network. In: Proceedings of the Second International Symposium on High-Performance Computer Architecture (HPCA-2), San Jose, California, pp. 108–117 (1996) Google Scholar
  13. 13.
    Gonzalez, R., Woods, R.: Digital Image Processing. Prentice Hall, New York (2002) Google Scholar
  14. 14.
    Kalte, H.M., Porrmann, U.R.: A prototyping platform for dynamically reconfigurable system on chip designs. In: Proceedings of the IEEE Workshop Heterogeneous Reconfigurable Systems on Chip (SoC), Hamburg, Germany (2002) Google Scholar
  15. 15.
    Krasteva, Y., Jimeno, A., Torre, E., Riesgo, T.: Straight method for reallocation of complex cores by dynamic reconfiguration in Virtex II FPGAs. In: Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping, Montreal, Canada, pp. 77–83 (2005) Google Scholar
  16. 16.
    Majer, M., Teich, J., Ahmadinia, A., Bobda, C.: The Erlangen Slot Machine: A dynamically reconfigurable FPGA-based computer. J. VLSI Signal Process. Syst. 47(1), 15–31 (2007) CrossRefGoogle Scholar
  17. 17.
    Majer, M., Teich, J., Bobda, C.: ESM—the Erlangen Slot Machine.
  18. 18.
    Nallatech, Inc.: FPGA Boards Google Scholar
  19. 19.
    Platzner, M., Thiele, L.: XFORCES—executives for reconfigurable embedded systems.
  20. 20.
    Steiger, C., Walder, H., Platzner, M., Thiele, L.: Online scheduling and placement of real-time tasks to partially reconfigurable devices. In: Proceedings of the 24th International Real-Time Systems Symposium, Cancun, Mexico, pp. 224–235 (2003) Google Scholar
  21. 21.
    Vaidyanathan, R., Trahan, J.L.: Dynamic Reconfiguration: Architectures and Algorithms. IEEE Computer Society, Los Alamitos (2003) Google Scholar
  22. 22.
    Xess Corp: FPGA Boards.
  23. 23.
    Xilinx, Inc.: MicroBlaze CPU.

Copyright information

© Springer Science+Business Media B.V. 2010

Authors and Affiliations

  • Josef Angermeier
    • 1
    Email author
  • Christophe Bobda
    • 2
  • Mateusz Majer
    • 1
  • Jürgen Teich
    • 1
  1. 1.Hardware/Software Co-Design, Department of Computer ScienceUniversity of Erlangen-NurembergErlangenGermany
  2. 2.Department of Computer ScienceUniversity of PotsdamPotsdamGermany

Personalised recommendations