Skip to main content

Applications of Reconfigurable Processors as Embedded Automatons in the IoT Sensor Networks in Space

  • Chapter
  • First Online:
VLSI Design and Test for Systems Dependability

Abstract

This chapter introduces the applications of the Flexible Reliability Reconfigurable Array (FRRA) processors, which is presented in Sect. 3.4, in a non-von Neumann architecture, and discusses its advantages when it is used in the Internet of Things (IoT) applications. FRRA is an embodiment of the concept of embedded automaton that we introduce as an essential element for building the IoT. We will start by looking at the role played by embedded system processors and point out that employing non-von Neumann architecture is inevitable (essential) to accomplish the speed/power performance required for embedded system applications. The major target application of embedded microprocessor is the IoT, and space-born sensor applications are quoted in this chapter as examples of the IoT. Space systems are somewhat special but are typical IoT applications which require dependability as an essential feature. Another important aspect of the embedded automaton based on the FRRA architecture is the contribution of behavioral synthesis technology. Practical application implementation on the reconfigurable processor is realized with the maturity of a high-level behavioral synthesis technology called CyberWorkBench (CWB).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. http://www.nec.com/en/global/solutions/nsp/m2m/concept/

  2. Y. Mitsuyama, M. Hashimoto, T. Onoye, H. Ochi, K. Wakabayashi, Soft-Error-Tolerant Reconfigurable Architecture, Section 3.4

    Google Scholar 

  3. K. Wakabayashi, B.C. Schafer, “All-in-C” SoC synthesis and verification with CyberWorkBench, in High-Level Synthesis from Algorithm to Digital Circuit, vol. XVI, ed. by P. Coussy, A. Morawiec (Springer, 2008), Chapter 7, pp. 113–127. ISBN: 978-1-4020-8587-1

    Google Scholar 

  4. K. Wakabayashi, T. Okamoto, C-based SoC design flow and EDA tools. IEEE Trans. CAD 1507–1522 (2000)

    Google Scholar 

  5. K. Wakabayashi, CyberWokBench: integrated design environment based on C-based behavior synthesis and verification, in IEEE VLSI-TSA (2005), pp. 173–176

    Google Scholar 

  6. T. Awashima, Full software implementation of real-time ISDB-T modulator on dynamically reconfigurable SoC using practical co-design environment, in Invited Talk, CoolChips XIV, Yokohama Industrial Development Corporation, 20th (2011)

    Google Scholar 

  7. http://www.nec.com/en/global/solutions/space/remote_sensing/

  8. H. Oyama, M. Sakurai (The Japan Society for Aeronautical and Space Sciences), A. Iwasaki (the University of Tokyo), Y. Takahashi, M. Toyoshima (National Institute of Information and Communications Technology), The 201st Board of Governors Materials, Science Council of Japan, 19 September 2014

    Google Scholar 

  9. http://www.scj.go.jp/ja/member/iinkai/kanji/pdf22/siryo201-5-10-7.pdf

  10. D. Alnajjar, H. Konoura, Y. Mitsuyama, H. Shimada, K. Kobayashi, H. Kanbara, H. Ochi, T. Imagawa, S. Noda, K. Wakabayashi, M. Hashimoto, T. Onoye, H. Onodera, Reliability-configurable mixed-grained reconfigurable array supporting C-to-array mapping and its radiation testing, in Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC 2013), November 2013, pp. 313–316

    Google Scholar 

  11. H. Konoura, D. Alnajjar, Y. Mitsuyama, H. Shimada, K. Kobayashi, H. Kanbara, H. Ochi, T. Imagawa, K. Wakabayashi, M. Hashimoto, T. Onoye, H. Onodera, Reliability-configurable mixed-grained reconfigurable array supporting C-based design and its irradiation testing. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E97-A(12), 2518–2529 (2014)

    Google Scholar 

  12. M. Miyamura, T. Sakamoto, M. Tada, N. Banno, K. Okamoto, N. Iguchi, H. Hada, Low-power programmable-logic cell arrays using nonvolatile complementary atom switch, in 15th International Symposium on Quality Electronic Design (2014), pp. 330–334

    Google Scholar 

  13. M. Tada, T. Sakamoto, M. Miyamura, N. Banno, K. Okamoto, N. Iguchi, H. Hada, Improved off-state reliability of nonvolatile resistive switch with low programming voltage. IEEE Trans. Electron Devices 59(9) (2012)

    Google Scholar 

  14. H. Hihara, K. Iwase, J. Sano, H. Otake, T. Okada, R. Funase, R. Kashikawa, I. Higashino, T. Masuda, SpaceWire-based thermal-infrared imager system for asteroid sample return mission HAYABUSA2. J. Appl. Remote Sens. 8, 084987-1-13 (2014)

    Google Scholar 

  15. ECSS-E-ST-50-12C, SpaceWire—Links, nodes, routers and networks, in ECSS Secretariat, ESAESTEC, Requirements & Standards Division (2008)

    Google Scholar 

  16. H. Hihara, M. Ohtsuka, Y. Mizushima, T. Morisato, T. Ohshima, H. Miyoshi, K. Baba, Space-born Fault tolerant Computers. Inf. Process. 35(6), 497–503 (1994)

    Google Scholar 

  17. H. Hihara, K. Yamada, M. Adachi, K. Mitani, M. Akiyama, K. Hama, Autonomous Fault Tolerant Computer for SERVIS-2 Satellite. Technical Report of IEICE, DC2002-75, vol. 102, no. 492, December 2002, pp. 19–24

    Google Scholar 

  18. N. Kanekawa, K. Ihara, Space computer systems. Onboard space computers using state-of-art-LSIs. J. IEICE 73(11), 1209–1214 (1990)

    Google Scholar 

  19. H. Onodera, Overview of Device Variations, Chapter 5.1

    Google Scholar 

  20. T. Makimoto, Implications of Makimoto’s wave. IEEE Comput. 46(12), 32–27 (2013). http://doi.ieeecomputersociety.org/10.1109/MC.2013.294

Download references

Aknowledgement

The right-most surge in the Makimoto’s waves shown in [20] is considered as one of the design target of the FRRA architecture implementation and the establishment of the requirement specification because the technology trend shown by the Makimoto’s waves still holds. Authors thank Dr. Makimoto for his precious advice. We proceed the evaluation of FRRA architecture as a candidate for the Highly Flexible Super Integration (HFSI) shown in the technology trend in the waves.

Authors also thank Dr. Asai, who was Research Supervisor, CREST DVLSI Program, and staff members of JST for their arrangement of the CREST symposium of DVLSI (Dependable VLSI).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Hiroki Hihara .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Japan KK, part of Springer Nature

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Hihara, H. et al. (2019). Applications of Reconfigurable Processors as Embedded Automatons in the IoT Sensor Networks in Space. In: Asai, S. (eds) VLSI Design and Test for Systems Dependability. Springer, Tokyo. https://doi.org/10.1007/978-4-431-56594-9_27

Download citation

  • DOI: https://doi.org/10.1007/978-4-431-56594-9_27

  • Published:

  • Publisher Name: Springer, Tokyo

  • Print ISBN: 978-4-431-56592-5

  • Online ISBN: 978-4-431-56594-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics