FRW-Based Solver for Chip-Scale Large Structures

  • Wenjian Yu
  • Xiren Wang
Chapter
First Online:

Abstract

Theoretically, the cost of the FRW algorithm for calculating the capacitances related to a specified master conductor is independent of the number of conductors in the problem. This makes the FRW algorithm with unique advantages for handling large-scale interconnect structures. However, only small- or medium-scale interconnect structures has been tested with the RWCap solver; the experiments with really large-scale interconnect structures (say, with over 10,000 wires) were not carried out to validate its efficiency. In this chapter, efficient space management techniques are presented for the aim of extracting the large structure with up to one million wires as a whole. Both runtimes of constructing and inquiring the space management structures for interconnect wires have been substantially reduced. As a result, the improved FRW algorithm becomes faster than RWCap for thousands of times while extracting a single net and several to tens of times while extracting 100 nets.

Keywords

Random Walk Leaf Node Neighbor Region Candidate List Construction Time 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in to check access.

References

  1. 1.
    Ardalan S, Sachdev M (2004) An overview of substrate noise reduction techniques. In: Proceedings of the 5th international symposium on quality electronic design (ISQED), 2004, pp 291–296Google Scholar
  2. 2.
    Asenov A, Kaya S, Brown AR (2003) Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness. IEEE Trans Electron Devices 50:1254–1260Google Scholar
  3. 3.
    Arora ND, Raol KV, Schumann R, Richardson LM (1996) Modeling and extraction of interconnect capacitances for multilayer VLSI circuits. IEEE Trans Comput Aided Des 15(1):58–67Google Scholar
  4. 4.
    Bachtold M, Emmenegger M, Korvink JG, Baltes H (1997) An error indicator and automatic adaptive meshing for electrostatic boundary element simulations. IEEE Trans Comput Aided Des 16:1439–1446Google Scholar
  5. 5.
    Bachtold M, Korvink JG, Baltes H (1996) Enhanced multipole acceleration technique for the solution of large Poisson computations. IEEE Trans Comput Aided Des 15(12):1541–1546Google Scholar
  6. 6.
    Bachtold M, Spasojevic M, Lage C, Ljung PB (2000) A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver. IEEE Trans Comput Aided Des 19(3):325–338Google Scholar
  7. 7.
    Bansal N (1999) Randomized algorithms for capacitance estimation, Technical report. Indian Institute of Technology, Bombay, April 1999Google Scholar
  8. 8.
    Ban Y, Sundareswaran S, Pan DZ (2010) Electrical impact of line edge roughness on sub-45 nm node standard cell. J Micro/Nanolithogr MEMS MOEMS 9(1–10):041206Google Scholar
  9. 9.
    Barnes J, Hut P (1986) A hierarchical O (NlogN) force-calculation algorithm. Nature 324:446–449Google Scholar
  10. 10.
    See Ref. [7]Google Scholar
  11. 11.
    Batterywala SH, Ananthakrishna R, Luo Y, Gyure A (2006) A statistical method for fast and accurate capacitance extraction in the presence of floating dummy fills. In: Proceedings of the 19th international conference on VLSI design, January 2006Google Scholar
  12. 12.
    Batterywala SH, Desai MP (2005) Variance reduction in Monte Carlo capacitance extraction. In: Proceedings of the 18th international conference on VLSI design, January 2005, pp 85–90Google Scholar
  13. 13.
    Beattie MW, Pileggi LT (1999) Error bounds for capacitance extraction via window techniques. IEEE Trans Comput Aided Des 18:311–321Google Scholar
  14. 14.
    Beattie MW, Pileggi LT (1999) Electromagnetic parasitic extraction via a multipole method with hierarchical refinement. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), November 1999, pp 437–444Google Scholar
  15. 15.
    Bebendorf M (2000) Approximation of boundary element matrices. Numerische Mathematik 86:565–589MATHMathSciNetGoogle Scholar
  16. 16.
    Bebendorf M, Kunis S (2009) Recompression techniques for adaptive cross approximation. J Integr Equat Appl 21(3):331–357MATHMathSciNetGoogle Scholar
  17. 17.
    Bhoj AN, Joshi RV (2012) Transport analysis based 3D TCAD capacitance extraction for sub-32 nm SRAM structures. IEEE Electron Device Lett 33(2):158–160Google Scholar
  18. 18.
    Bhoj AN, Joshi RV, Jha NK (2013) 3-D-TCAD-based parasitic capacitance extraction for emerging multigate devices and circuits. IEEE Trans Very Large Scale Integr Syst 21(11):2094–2105Google Scholar
  19. 19.
    Bi Y, Harpe P, van der Meijs NP (2011) Efficient sensitivity-based capacitance modeling for systematic and random geometric variations. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), January 2011, pp 61–66Google Scholar
  20. 20.
    Bi Y, van der Kolk K, Ioan D, van der Meijs NP (2008) Sensitivity computation of interconnect capacitances with respect to geometric parameters. In: Proceedings of the IEEE topical meeting on electrical performance of electronic packaging (EPEP), 2008, pp 209–212Google Scholar
  21. 21.
    Bontzios YI, Dimopoulos MG, Hatzopoulos AA (2011) An evolutionary method for efficient computation of mutual capacitance for VLSI circuits based on the method of images. Simul Model Pract Theory 19:638–648Google Scholar
  22. 22.
    Brambilla A, Maffezzoni P (2000) A statistical algorithm for 3-D capacitance extraction. IEEE Microw Guided Wave Lett 10(8):304–306Google Scholar
  23. 23.
    Brambilla A, Maffezzoni P, Bortesi L, Vendrame L (2003) Measurements and extractions of parasitic capacitances in ULSI layouts. IEEE Trans Electron Devices 50(11):2236–2247Google Scholar
  24. 24.
    Brebbia CA (1978) The boundary element method for engineers. Pentech Press, LondonGoogle Scholar
  25. 25.
    Bu S, Davies TG (1995) Effective evaluation of non-singular integrals in 3-D BEM. Adv Eng Softw 23:121–128Google Scholar
  26. 26.
    Cao Y et~al. Predictive technology model. Available at: http://www.eas.asu.edu/~ptm/
  27. 27.
    Chai W, Jiao D (2013) A fast H-matrix based direct integral equation solver with reduced computational cost for large-scale interconnect extraction. IEEE Trans Compon Pack Manuf Technol 3(2):289–298Google Scholar
  28. 28.
    Chai W, Jiao D, Koh C-K (2009) A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction. In: Proceedings of the ACM/IEEE design automation conference (DAC), July 2009, pp 752–757Google Scholar
  29. 29.
    Chen G, Zhu H, Cui T, Chen Z, Zeng X, Cai W (2012) ParAFEMCap: a parallel adaptive finite-element method for 3-D VLSI interconnect capacitance extraction. IEEE Trans Microw Theory Tech 60(2):218–231Google Scholar
  30. 30.
    Chen Y, Kahng AB, Robins G et al (2002) Area fill synthesis for uniform layout density. IEEE Trans Comput Aided Des 21:1132–1147Google Scholar
  31. 31.
    Chou T, Cendes ZJ (1994) Capacitance calculation of IC packages using the finite element method and planes of symmetry. IEEE Trans Comput Aided Des 13(9):1159–1166Google Scholar
  32. 32.
    Choudhury U, Sangiovanni-Vicenelli A (1995) Automatic generation of analytical models for interconnect capacitances. IEEE Trans Comput Aided Des 14(4):470–480Google Scholar
  33. 33.
    Cong J, He L, Kahng AB, Noice D. Shirali N, Yen SC (1997) Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology. In: Proceedings of the 34th design automation conference (DAC), July 1997, pp 627–632Google Scholar
  34. 34.
    Costa JP, Chou M, Silveira LM (1999) Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC’s. IEEE Trans Comput Aided Des 18(5):597–607Google Scholar
  35. 35.
    Cueto O, Charlet F, Farcy A (2002) An efficient algorithm for 3D interconnect capacitance extraction considering floating conductors. In: Proceedings of the international conference on simulation of semiconductor processes and devices (SISPAD), September 2002, pp 107–110Google Scholar
  36. 36.
    Dengi EA (1997) A parasitic capacitance extraction method for VLSI interconnect modeling. PhD thesis, Carnegie Mellon University, March 1997Google Scholar
  37. 37.
    Dengi EA, Rohrer RA (1998) Boundary element method macromodels for 2-D hierarchical capacitance extraction. In: Proceedings of the ACM/IEEE design automation conference (DAC), 1998, pp 218–223Google Scholar
  38. 38.
    Desai MP. The capacitance extraction tool. Available at: http://www.ee.iitb.ac.in/~microel/download
  39. 39.
    Deschacht D, de Rivaz S Farcy A, Lacrevaz T, Flechet B (2010) Keep on shrinking interconnect size: is it still the best solution? In: Proceedings of the international symposium on electronic manufacturing technology (IEMT), November 2010, pp 1–4Google Scholar
  40. 40.
    Donnay S, Gielen G (2003) Substrate noise coupling in mixed-signal ASICs. Kluwer, BostonMATHGoogle Scholar
  41. 41.
    El-Moselhy T, Daniel L (2008) Stochastic integral equation solver for efficient variation-aware interconnect extraction. In: Proceedings of the ACM/IEEE design automation conference (DAC), June 2008, pp 415–420Google Scholar
  42. 42.
    El-Moselhy T, Daniel L (2010) Stochastic dominant singular vectors method for variation-aware extraction. In: Proceedings of the ACM/IEEE design automation conference (DAC), June 2010, pp 667–672Google Scholar
  43. 43.
    El-Moselhy TA, Elfadel IM, Daniel L (2008) A capacitance solver for incremental variation-aware extraction. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), November 2008, pp 662–669Google Scholar
  44. 44.
    El-Moselhy TA, Elfadel IM, Daniel L (2009) A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), November 2009, pp 752–758Google Scholar
  45. 45.
    El-Moselhy T, Elfadel IM, Daniel L (2010) A Markov chain based hierarchical algorithm for fabric-aware capacitance extraction. IEEE Trans Adv Pack 33(4):818–827Google Scholar
  46. 46.
    Fukuda S, Shigyo N, Kato K, Nakamura S (1990) A ULSI 2-D capacitance simulator for complex structures based on actual processes. IEEE Trans Comput Aided Des 9:39–47Google Scholar
  47. 47.
    Gao W, Yu Z (2006) Scalable compact circuit model and synthesis for RF CMOS spiral inductors. IEEE Trans Microw Theory Tech 54:1055–1064Google Scholar
  48. 48.
    Ghanem RG, Spanos PD (1991) Stochastic finite elements: a spectral approach. Springer, New YorkMATHGoogle Scholar
  49. 49.
    Gharpurey R (1995) Modeling and analysis of substrate coupling in integrated circuits. PhD dissertation, University of California at BerkeleyGoogle Scholar
  50. 50.
    Gharpurey R, Charbon E (2004) Substrate coupling: modeling, simulation and design perspectives. In: Proceedings of the 5th international symposium on quality electronic design (ISQED), 2004, pp 283–290Google Scholar
  51. 51.
    Ghapurey R, Meyer RG (1995) Analysis and simulation of substrate coupling in integrated circuits. Int J Circuit Theory Appl 23(4):381–394Google Scholar
  52. 52.
    Glegharbour M, Drake JM (1986) Calculation of multiterminal resistance in integrated circuits. IEEE Trans Circuits Syst 33(4):462–465Google Scholar
  53. 53.
    Golub GH, Van Loan CF (1996) Matrix computations, 3rd edn. Johns Hopkins University Press, BaltimoreMATHGoogle Scholar
  54. 54.
    Gong F, Yu H, He L (2009) Picap: a parallel and incremental capacitance extraction considering stochastic process variation. In: Proceedings of the 46th design automation conference (DAC), July 2009, pp 764–769Google Scholar
  55. 55.
    Gong W, Yu W, Lu Y, Tang Q, Zhou Q, Cai Y (2010) A parasitic extraction method of VLSI interconnects for pre-route timing analysis. In: Proceedings of the international conference on communications, circuits and systems (ICCCAS), Chengdu, China, July 2010, pp 871–875Google Scholar
  56. 56.
    Gope D, Jandhyala V (2004) PILOT: a fast algorithm for enhanced 3D parasitic capacitance extraction efficiency. Microw Opt Technol Lett 41(3):169–173Google Scholar
  57. 57.
    Greengard L, Rokhlin V (1987) A fast algorithm for particle simulations. J Comput Phys 73:325–348MATHMathSciNetGoogle Scholar
  58. 58.
    Gu J, Wang Z, Hong X (2000) Hierarchical computation of 3-D interconnect capacitance using direct boundary element method. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), 2000, pp 447–452Google Scholar
  59. 59.
    Gu J, Wang Z, Hong X (2000) A fast boundary element mesh generation approach for multi-hole surface. J Comput Aided Des Comput Graph 12:211–215 (in Chinese)Google Scholar
  60. 60.
    Harrington RF (1968) Field computation by moment methods. MacMillan, New YorkGoogle Scholar
  61. 61.
    Hong W, Sun WK, Zhu ZH et al (1998) A novel dimension-reduction technique for the capacitance extraction of 3-D VLSI interconnects. IEEE Trans Microw Theory Tech 46:1037–1043Google Scholar
  62. 62.
    Horowitz M, Dutton RW (1983) Resistance extraction from mask layout data. IEEE Trans Comput Aided Des 2(3):145–150Google Scholar
  63. 63.
    Hou J, Wang Z, Hong X (1999) The hierarchical h-adaptive 3D boundary element computation of VLSI interconnect capacitance. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), Hong Kong, January 1999, pp 93–96Google Scholar
  64. 64.
    Hu G, Yu W, Zhuang H, Zeng S (2011) Efficient floating random walk algorithm for interconnect capacitance extraction considering multiple dielectrics. In: Proceedings of the IEEE international conference on ASIC (ASICON), October 2011, pp 896–899Google Scholar
  65. 65.
    Huang J-F, Chang VCY, Liu S, Doong KYY, Chang K-J (2007) Modeling sub-90nm on-chip variation using Monte Carlo method for DFM. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), January 2007, pp 221–225Google Scholar
  66. 66.
    Huang Q, Cruse TA (1993) Some notes on singular integral techniques in boundary element analysis. Inter J Numer Method Eng 36:2643–2659MATHMathSciNetGoogle Scholar
  67. 67.
    Husain A (2001) Models for interconnect capacitance extraction. In: Proceedings of the international symposium on quality electronic design (ISQED), San Jose, CA, April 2001, pp 167–172Google Scholar
  68. 68.
    The International Technology Roadmap for Semiconductors (ITRS) (2010) Update edition. http://www.itrs.net
  69. 69.
    Iverson RB, Le Coz Y (2001) A floating random-walk algorithm for extracting electrical capacitance. Math Comput Simul 55:59–66MATHGoogle Scholar
  70. 70.
    Jackson JD (1975) Classical electrodynamics. Wiley, New YorkMATHGoogle Scholar
  71. 71.
    Jiang R, Fu W, Wang J, Lin V, Chen C (2005) Efficient statistical capacitance variability modeling with orthogonal principle factor analysis. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), 2005, pp 683–690Google Scholar
  72. 72.
    Jiang LJ, Rubin BJ, Morsey JD, Hu HT, Elfadel A (2006) Novel capacitance extraction method using direct boundary integral equation method and hierarchical approach. In: Proceedings of the IEEE topical meeting on electrical performance of electronic packaging (EPEP), October 2006, pp 331–334Google Scholar
  73. 73.
    Jin R, Cao Y, Li Z (1997) Fast parameter extraction for multiconductor interconnects in multilayered dielectric media using mixture method of equivalent source and measured equation of invariance. IEEE Trans Compon Pack Manuf Technol B Adv Pack 20(3):235–240Google Scholar
  74. 74.
    Kahng AB, Robins G, Singh A et al (1999) Filling algorithm and analyses for layout density control. IEEE Trans Comput Aided Des 18:445–462Google Scholar
  75. 75.
    Kamon M, Iverson R (2006) High-accuracy parasitic extraction. In: Lavagno L, Scheffer L, Martin G (eds) EDA for IC implementation, circuit design, and process technology. CRC Press/Taylor & Francis Group, Boca RatonGoogle Scholar
  76. 76.
    Kane JH (1994) Boundary element analysis in engineering continuum mechanics. Prentice Hall, Englewood CliffsGoogle Scholar
  77. 77.
    Kapur S, Long D (1997) IES3: a fast integral equation solver for efficient 3-dimensional extraction. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), November 1997, pp 448–455Google Scholar
  78. 78.
    Kapur S, Long D (1998) Efficient electromagnetic and electrostatic simulation using IES3. IEEE J Comput Sci Eng 5. Also available at: http://www.integrandsoftware.com/oldpapers/ieee.pdf
  79. 79.
    Kao WH, Lo C, Basel M, Singh R (2001) Parasitic extraction: current state of the art and future trends. Proc IEEE 89(5):729–739Google Scholar
  80. 80.
    Kurz S, Rain O, Rjasanow S (2002) The adaptive cross-approximation technique for the 3D boundary-element method. IEEE Trans Magn 38(2):421–424Google Scholar
  81. 81.
    Labun A (2004) Rapid method to account for process variation in full-chip capacitance extraction. IEEE Trans Comput Aided Design 23(6):941–951Google Scholar
  82. 82.
    Le Coz Y, Greub HJ, Iverson RB (1998) Performance of random walk capacitance extractors for IC interconnects: a numerical study. Solid State Electron 42(4):581–588Google Scholar
  83. 83.
    Le Coz Y, Iverson RB (1992) A stochastic algorithm for high speed capacitance extraction in integrated circuits. Solid State Electron 35(7):1005–1012Google Scholar
  84. 84.
    Lee W-S, Lee K-H, Park J-K et al (2003) Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling. In: Proceedings of the IEEE international symposium on quality electronic design (ISQED), March 2003, pp 373–376Google Scholar
  85. 85.
    Leung CY, Walker SP (1997) Iterative solution of large three-dimensional BEM elastostatic analysis using the GMRES technique. Int J Numer Method Eng 40:2227–2236MATHGoogle Scholar
  86. 86.
    Li K, Atsuki K, Hasegawa T (1997) General analytical solution of static green’s functions for shielded and open arbitrarily multilayered media. IEEE Trans Microw Theory Tech 45(1):2–8Google Scholar
  87. 87.
    Liu Y, Nassif SR, Pileggi LT et al (2000) Impact of interconnect variations on the clock skew of a gigahertz microprocessor. In: Proceedings of the 37th design automation conference (DAC), Los Angeles, CA, 2000, pp 168–171Google Scholar
  88. 88.
    Liu YW, Lan K, Mei KK (1999) Computation of capacitance matrix for integrated circuit interconnects using on-surface MEI method. IEEE Microw Guided Wave Lett 9(8):303–304Google Scholar
  89. 89.
    Lu T, Wang Z, Yu W (2004) Hierarchical block boundary-element method (HBBEM): a fast field solver for 3-D capacitance extraction. IEEE Trans Microw Theory Tech 52(1):10–19Google Scholar
  90. 90.
    Malavasi E, Zanella S, Cao M (2002) Impact analysis of process variability on clock skew. In: Proceedings of the international symposium on quality electronic design (ISQED), San Jose, CA, April 2002, pp 129–132Google Scholar
  91. 91.
    Masoumi N, Elmasry MI, Safavi-Naeini S (2000) Fast and efficient parametric modeling of contact-to-substrate coupling. IEEE Trans Comput Aided Des 19(11):1282–1292Google Scholar
  92. 92.
    Masoumi N, Elmasry MI, Safavi-Naeini S, Hadi H (2002) A novel analytical model for evaluation of substrate crosstalk in VLSI circuits. In: Proceedings of the first IEEE international workshop on electronic design, test and application, 2002, pp 355–359Google Scholar
  93. 93.
  94. 94.
    Matsumoto M, Nishimura T (1998) Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator. ACM Trans Model Comput Simul 8(1):3–30MATHGoogle Scholar
  95. 95.
    Mitev A, Marefat M, Ma D, Wang JM (2007) Principle Hessian direction based parameter reduction with process variation. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), November 2007, pp 632–637Google Scholar
  96. 96.
    Mitsuhashi T, Yoshida K (1987) A resistance calculation algorithm and its application to circuit extraction. IEEE Trans Comput Aided Des 6(3):337–345Google Scholar
  97. 97.
    Nabors K, Kim S, White J, Senturia S (1992) FastCap user’s guide. Massachusetts Institute of Technology, Cambridge. http://www.rle.mit.edu/cpg/
  98. 98.
    Nabors K, Kim S, White J (1992) Fast capacitance extraction of general three-dimensional structures. IEEE Trans Microw Theory Tech 40(7):1496–1506Google Scholar
  99. 99.
    Nabors K, White J (1991) FastCap: a multipole accelerated 3-D capacitance extraction program. IEEE Trans Comput Aided Des 10:1447–1459Google Scholar
  100. 100.
    Nabors K, White J (1992) Multipole-accelerated capacitance extraction algorithms for 3-D structures with multiple dielectrics. IEEE Trans Circuits Syst I 39:946–954MATHGoogle Scholar
  101. 101.
  102. 102.
    Niknejad AM, Gharpurey R, Meyer RG (1998) Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits. IEEE Trans Comput Aided Des 17(4):305–315Google Scholar
  103. 103.
    Niknejad AM, Meyer RG (1998) Analysis, design, and optimization of spiral inductors and transformers for Si RF IC’s. IEEE J Solid-State Circuits 33(10):1470–1481Google Scholar
  104. 104.
    Novak E, Ritter K (1999) Simple cubature formulas with high polynomial exactness. Constr Approx 15(4):449–522MathSciNetGoogle Scholar
  105. 105.
    Oh KS, Kuznetsov D, Schutt-Aine JE (1994) Capacitance computations in a multilayered dielectric medium using closed-form spatial green’s functions. IEEE Trans Microw Theory Tech 42(8):1443–1453Google Scholar
  106. 106.
    Pan YC, Chew WC, Wan LX (2001) A fast multipole-method-based calculation of the capacitance matrix for multiple conductors above stratified dielectric media. IEEE Trans Microw Theory Tech 49(3):480–490Google Scholar
  107. 107.
    Pant S, Chiprout E (2006) Power grid physics and implications for CAD. In: Proceedings of the 43rd design automation conference (DAC), 2006, pp 199–204Google Scholar
  108. 108.
    Papadopoulos A, Manolopoulos Y (1997) Performance of nearest neighbor queries in R-trees. In: Proceedings of the international conference on database theory, 1997, pp 394–408Google Scholar
  109. 109.
    Park J-K, Lee K.H, Lee J-H et al (2000) An exhaustive method for characterizing the interconnect capacitance considering the floating dummy-fills by employing an efficient field solving algorithm. In: Proceedings of the international conference on simulation of semiconductor processes and devices (SISPAD), September 2000, pp 98–103Google Scholar
  110. 110.
    Pham HH, Nathan A (1999) An integral equation of the second kind for computation of capacitance. IEEE Trans Comput Aided Des 18(10):1435–1441Google Scholar
  111. 111.
    Phillips JR, White JK (1997) A precorrected-FFT method for electrostatic analysis of complicated 3-D structures. IEEE Trans Comput Aided Des 16(10):1059–1072Google Scholar
  112. 112.
    Poliakov P, Blomme P, Corbalan MM, Van Houdt J, Dehaene W (2011) Cross-cell interference variability aware model of fully planar NAND Flash memory including line edge roughness. Microelectron Reliab 51:919–924Google Scholar
  113. 113.
    Press WH, Teukolsky SA, Veterling WT, Flannery BP (1992) Numerical recipes in C: the art of scientific computing. Cambridge University Press, New YorkGoogle Scholar
  114. 114.
    QBEM for 3-D interconnect capacitance extraction. http://learn.tsinghua.edu.cn:8080/2003990088/qbem.htm
  115. 115.
    Qi X, Dutton RW (2003) Interconnect parasitic extraction of resistance, capacitance, and inductance. In: Davis J, Meindl JD (eds) Interconnect technology and design for gigascale integration. Kluwer, BostonGoogle Scholar
  116. 116.
    Qi X, Gyure A, Luo Y, Lo S, Shahram M, Singhal K (2006) Measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance in nanometer technologies. In: Proceedings of the great lakes symposium on VLSI (GLSVLSI), 2006, pp 14–18Google Scholar
  117. 117.
    Qu H, Kong L, Xu Y, Xu X, Ren Z (2008) Finite-element computation of sensitivities of interconnect parasitic capacitances to the process variation in VLSI. IEEE Trans Magn 44(6):1386–1389Google Scholar
  118. 118.
    Ren Z, Lage C (2004) 3-D capacitance extraction of IC interconnects using field solvers and homogenization technique. IEEE Trans Magn 40(2):703–706Google Scholar
  119. 119.
    Ren Z, Qu H, Xu X (2012) Computation of second order capacitance sensitivity using adjoint method in finite element modeling. IEEE Trans Magn 48(2):231–234Google Scholar
  120. 120.
    Rjasanow S, Steinbach O (2007) The fast solution of boundary integral equations. Springer, New YorkMATHGoogle Scholar
  121. 121.
    Rollins G (2010) Rapid3D 20X performance improvement. Online presentation, July 2010. http://www.synopsys.com/Community/UniversityProgram/Pages/Presentations.aspx
  122. 122.
    Roussopoulos N, Kelley S, Vincent F (1995) Nearest neighbor queries. In: Proceedings of the ACM international conference on management of data (SIGMOD), 1995, pp 71–79Google Scholar
  123. 123.
    Royer GM (1971) A Monte Carlo procedure for potential theory problems. IEEE Trans Microw Theory Tech 19(10):813–818Google Scholar
  124. 124.
    Ruehli AE, Brennan PA (1973) Efficient capacitance calculations for three-dimensional multiconductor systems. IEEE Trans Microw Theory Tech MTT-21(2):76–82Google Scholar
  125. 125.
    RWCap: a 3-D floating random walk based capacitance solver. http://learn.tsinghua.edu.cn:8080/2003990088/rwcap.htm
  126. 126.
    Saad Y, Schultz MH (1986) GMRES: a generalized minimal residual algorithm for solving nonsymmetric linear systems. SIAM J Sci Stat Comput 7:856–869MATHMathSciNetGoogle Scholar
  127. 127.
    Samet H (1990) Applications of spatial data structure. Addison-Wesley, ReadingGoogle Scholar
  128. 128.
    Schrik E, van der Meijs NR (2002) Combined BEM/FEM substrate resistance modeling. In: Proceedings of the ACM/IEEE design automation conference (DAC), 2002, pp 771–776Google Scholar
  129. 129.
    Seidl A, Svoboda M et al (1988) CAPCAL-A 3-D capacitance solver for support of CAD systems. IEEE Trans Comput Aided Des 7(5):549–556Google Scholar
  130. 130.
    Shen R, Tan SX-D, Cui J, Yu W, Cai Y, Chen G (2010) Variational capacitance extraction and modeling based on orthogonal polynomial method. IEEE Trans Very Large Scale Integr Syst 18(11):1556–1566Google Scholar
  131. 131.
    Shen R, Tan SX-D, Yu H (2012) Statistical performance analysis and modeling techniques for nanometer VLSI designs. Springer, New YorkGoogle Scholar
  132. 132.
    Shi W, Liu J, Kakani N, Yu T (1998) A fast hierarchical algorithm for 3-D capacitance extraction. In: Proceedings of the 35th design automation conference (DAC), San Francisco, CA, June 1998, pp 211–217Google Scholar
  133. 133.
    Shi W, Liu J, Kakani N, Yu T (2002) A fast hierarchical algorithm for three-dimensional capacitance extraction. IEEE Trans Comput Aided Des 21(3):330–336Google Scholar
  134. 134.
    Shi W, Yu F (2004) A divide-and-conquer algorithm for 3-D capacitance extraction. IEEE Trans Comput Aided Des 23(8):1157–1163Google Scholar
  135. 135.
    Smedes T, van der Meijs NP, van Genderen AJ (1995) Extraction of circuit models for substrate cross-talks. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), 1995, pp 199–206Google Scholar
  136. 136.
    Soveiko N, Nakhla MS (2000) Efficient capacitance extraction computations in wavelet domain. IEEE Trans Circuits Syst I Fundam Theory Appl 47(5):684–701Google Scholar
  137. 137.
    Specogna R (2014) Extraction of VLSI multiconductor transmission line parameters by complementarity. IEEE Trans Very Large Scale Integr Syst 22(1):146–154Google Scholar
  138. 138.
    Stine BE, Boning DS, Chung JE et al (1998) The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes. IEEE Trans Electron Devices 45:665–679Google Scholar
  139. 139.
    Stine BS, Ouma DO, Divecha RR et al (1998) Rapid characterization and modeling of pattern dependent variation in chemical-mechanical polishing. IEEE Trans Semicond Manuf 11:129–140Google Scholar
  140. 140.
    Stucchi M, Bamal M, Maex K (2007) Impact of line-edge roughness on resistance and capacitance of scaled interconnects. Microelectron Eng 84:2733–2737Google Scholar
  141. 141.
    Su DK, Loinaz MJ, Masui S, Wooley BA (1993) Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits. IEEE J Solid State Circuits 28(4):420–430Google Scholar
  142. 142.
    Sun W, Dai WWM, Hong W (1997) Fast parameter extraction of general interconnects using geometry independent measured equation of invariance. IEEE Trans Microw Theory Tech 45:827–836Google Scholar
  143. 143.
    Sun W, Hong W, Dai WW-M (1997) Resistance extraction using superconvergence accelerated boundary element method. Proc Asia Pac Microw Conf 3:1061–1064Google Scholar
  144. 144.
    Synopsys, Inc. (2003) Raphael reference manual, San Jose, CA, September 2003Google Scholar
  145. 145.
  146. 146.
    Tausch J, White J (1999) A multiscale method for fast capacitance extraction. In: Proceedings of the ACM/IEEE design automation conference (DAC), 1999, pp 537–542Google Scholar
  147. 147.
    Tsuboi K, Chow K, Nariki Y (2012) Analyzing the device parasitics sensitivity and accuracy of Calibre xACT 3D field solver extraction. Paper presented at the 49th design automation conference (DAC), June 2012Google Scholar
  148. 148.
    Twaddle FJ, Cumming DRS, Roy S, Asenov A, Drysdale TD (2009) RC variability of short-range interconnects. In: Proceedings of the international workshop on computational electronics (IWCE), 2009, pp 1–4Google Scholar
  149. 149.
    van der Meijs NP, van Genderen AJ (1989) An efficient finite element method for submicron IC capacitance extraction. In: Proceedings of the ACM/IEEE design automation conference (DAC), June 1989, pp 678–681Google Scholar
  150. 150.
    Vavasis SA (1992) Preconditioning for boundary integral equations. SIAM J Matrix Anal Appl 13(3):905–925MATHMathSciNetGoogle Scholar
  151. 151.
    Veremey VV, Mittra R (1999) Efficient computation of interconnect capacitances using the domain decomposition approach. IEEE Trans Adv Pack 22(3):348–355Google Scholar
  152. 152.
    Veremey VV, Mittra R (2000) Domain decomposition approach for capacitance computation of nonorthogonal interconnect structures. IEEE Trans Microw Theory Tech 48(9):1428–1434Google Scholar
  153. 153.
    Verghese NK, Allstot DJ (1993) Rapid simulation of substrate coupling effects in mixed-mode ICs. In: Proceedings of the IEEE custom integrated circuits conference (CICC), 1993, pp 18.3.1–18.3.4Google Scholar
  154. 154.
    Verma KG, Kaushik BK, Singh R (2009) Effects of process variation in VLSI interconnects - a technical review. Microelectron Int 26(3):49–55Google Scholar
  155. 155.
    Walton AJ, Holwill RJ, Robertson JM (1985) Numerical simulation of resistive interconnects for integrated circuits. IEEE J Solid State Circuits 20:1252–1258Google Scholar
  156. 156.
    Wang HG, Chan CH, Tsang L, Jandhyala V (2006) On sampling algorithms in multilevel QR factorization method for magnetoquasistatic analysis of integrated circuits over multilayered lossy substrates. IEEE Trans Comput Aided Des 25(9):1777–1792Google Scholar
  157. 157.
    Wang X, Jandhyala V (2007) Parallel algorithms for fast integral equation based solvers. In: Proceedings of the IEEE topical meeting on electrical performance of electronic packaging (EPEP), 2007, pp 249–252Google Scholar
  158. 158.
    Wang X, Jandhyala V (2008) Enhanced hybrid MPI-OpenMP parallel electromagnetic simulations based on low-rank compressions. In: Proceedings of the IEEE international symposium on electromagnetic compatibility, 2008, pp 1–5Google Scholar
  159. 159.
    Wang X, Liu D, Yu W, Wang Z (2005) Improved boundary element method for fast 3-D interconnect resistance extraction. IEICE Trans Electron e88-c(2):232–240MathSciNetGoogle Scholar
  160. 160.
    Wang X, Yu W, Wang Z (2006) A new boundary element method for accurate modeling of lossy substrates with arbitrary doping profiles. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), Yokohama, Japan, January 2006, pp 683–688Google Scholar
  161. 161.
    Wang X, Yu W, Wang Z (2006) Analytical-BEM coupling method for fast 3-D interconnect resistance extraction. Front Elec Electron Eng China 1(2):239–243Google Scholar
  162. 162.
    Wang X, Yu W, Wang Z (2006) Efficient direct boundary element method for resistance extraction of substrate with arbitrary doping profiles. IEEE Trans Comput Aided Des 25:3035–3042Google Scholar
  163. 163.
    Wang Z, Wu Q (1992) A two-dimensional resistance simulator using the boundary element method. IEEE Trans Comput Aided Des 11:497–504Google Scholar
  164. 164.
    Wang Z, Yuan Y, Wu Q (1996) A parallel multipole accelerated 3-D capacitance simulator based on an improved model. IEEE Trans Comput Aided Des 15:1441–1450Google Scholar
  165. 165.
    Wei C, Harington RF, Maultz JR et al (1984) Multiconductor transmission lines in multilayered dielectric media. IEEE Trans Microw Theory Tech 32:439–450Google Scholar
  166. 166.
    Xiong J, Zolotov V, He L (2007) Robust extraction of spatial correlation. IEEE Trans Comput Aided Des 26:619–631Google Scholar
  167. 167.
    Xiu D, Karniadakis GE (2002) The Wiener-Askey polynomial chaos for stochastic differential equations. SIAM JSci Comput 24(2):619–644MATHMathSciNetGoogle Scholar
  168. 168.
    Xu C, Fiez T, Mayaram K (2005) On the numerical stability of greens function for substrate coupling in integrated circuits. IEEE Trans Comput Aided Des 24(4):653–658Google Scholar
  169. 169.
    Xu J, Li H, Yin W-Y, Mao J, Li L-W (2007) Capacitance extraction of three-dimensional interconnects using element-by-element finite element method (EBE-FEM) and preconditioned conjugate gradient (PCG) technique. IEICE Trans Electron E90-C(1):179–188Google Scholar
  170. 170.
    Yan S, Sarin V, Shi W (2005) Sparse transformations and preconditioners for 3-D capacitance extraction. IEEE Trans Comput Aided Des 24(9):1420–1426Google Scholar
  171. 171.
    Yan S, Sarin V, Shi W (2006) Fast 3-D capacitance extraction by inexact factorization and reduction. IEEE Trans Comput Aided Des 25(10):2282–2286Google Scholar
  172. 172.
    Ye Z, Yu W, Yu Z (2006) Efficient 3D capacitance extraction considering lossy substrate with multi-layered green’s function. IEEE Trans Microw Theory Tech 54(5):2128–2137Google Scholar
  173. 173.
    Ye Z, Zhu Z, Phillips JR (2008) Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis. In: Proceedings of the 45th design automation conference (DAC), June 2008, pp 682–687Google Scholar
  174. 174.
    Yu W, Hu C, Zhang W (2009) Variational capacitance extraction of on-chip interconnects based on continuous surface model. In: Proceedings of the ACM/IEEE design automation conference (DAC), July 2009, pp 758–763Google Scholar
  175. 175.
    Yu W, Hu C, Zhang W (2011) Parallel statistical capacitance extraction of on-chip interconnects with an improved geometric variation model. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), Yokohama, Japan, January 2011, pp 67–72Google Scholar
  176. 176.
    Yu W, Li L, Wang Z, Hong X (2004) Improved 3-D hierarchical interconnect capacitance extraction for the analog integrated circuit. In: Proceedings of the international conference on communications, circuits and systems (ICCCAS), June 2004, pp 1305–1309Google Scholar
  177. 177.
    Yu W, Wang X, Ye Z, Wang Z (2008) Efficient extraction of frequency-dependent substrate parasitics using direct boundary element method. IEEE Trans Comput Aided Des 27(8):1508–1513Google Scholar
  178. 178.
    Yu W, Wang Z (2003) A fast quasi-multiple medium method for 3-D BEM calculation of parasitic capacitance. Comput Math Appl 45(12):1883–1894MATHMathSciNetGoogle Scholar
  179. 179.
    Yu W, Wang Z (2004) Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain. IEEE Trans Microw Theory Tech 52:560–566Google Scholar
  180. 180.
    Yu W, Wang Z (2005) Capacitance extraction. In: Chang K (ed) Encyclopedia of RF and microwave engineering. Wiley, Hoboken, pp 565–576Google Scholar
  181. 181.
    Yu W, Wang Z, Gu J (2003) Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM. IEEE Trans Microw Theory Tech 51(1):109–119Google Scholar
  182. 182.
    Yu W, Wang Z, Hong X (2004) Preconditioned multi-zone boundary element analysis for fast 3D electric simulation. Eng Anal Bound Elem 28:1035–1044MATHGoogle Scholar
  183. 183.
    Yu W, Wang Z, Wang Y, Lu T, Chen R (2004) An efficient boundary generation method for arbitrary complex structures in parasitic capacitance extraction. Chin J Semicond 25(3):214–220Google Scholar
  184. 184.
    Yu W, Zhang L, Wang X, Wang Z (2006) An incremental boundary element method for the variation-aware library-building procedure of capacitance extraction. In: Proceedings of the 8th international conference on solid-state and integrated circuit technology (ICSICT), October 2006, pp 1435–1437Google Scholar
  185. 185.
    Yu W, Zhang M, Wang Z (2006) Efficient 3-D extraction of interconnect capacitance considering floating metal-fills with boundary element method. IEEE Trans Comput Aided Des 25(1):12–18MathSciNetGoogle Scholar
  186. 186.
    Yu W, Zhang Q, Ye Z, Luo Z (2012) Efficient statistical capacitance extraction of nanometer interconnects considering the on-chip line edge roughness. Microelectron Reliab 52(4):704–710Google Scholar
  187. 187.
    Yu W, Zhuang H, Zhang C, Hu G, Liu Z (2013) RWCap: a floating random walk solver for 3-D capacitance extraction of VLSI interconnects. IEEE Trans Comput Aided Des 32(3):353–366Google Scholar
  188. 188.
    Zhai K, Yu W (2013) The 2-D boundary element techniques for capacitance extraction of nanometer VLSI interconnects. Int J Numer Model Electron Netw Devices Fields. doi:  10.1002/jnm.1934
  189. 189.
    Zhai K, Yu W, Zhuang H (2013) GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects. In: Proceedings of the design, automation & test in Europe conference (DATE), Grenoble, France, March 2013, pp 1661–1666Google Scholar
  190. 190.
    Zhang C, Yu W (2013) Efficient space management techniques for large-scale interconnect capacitance extraction with floating random walks. IEEE Trans Comput Aided Des 32(10):1633–1637Google Scholar
  191. 191.
    Zhang C, Yu W (2014) Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), Singapore, January 2014Google Scholar
  192. 192.
    Zhang W, Yu W, Wang Z, Yu Z, Jiang R, Xiong J (2008) An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation. In: Proceedings of the design, automation & test in Europe conference (DATE), March 2008, pp 580–585Google Scholar
  193. 193.
    Zhao J, Dai WWM et~al. (1998) Efficient three-dimensional extraction based on static and full-wave layered green’s functions. In: Proceedings of the ACM/IEEE design automation conference (DAC), 1998, pp 224–229Google Scholar
  194. 194.
    Zhao X, Feng Z, (2011) Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms. In: Proceedings of the ACM/IEEE design automation conference (DAC), June 2011, pp 558–563Google Scholar
  195. 195.
    Zheng J, Li Z (1997) Accelerating capacitance computation for interconnects in high speed MCM by Pade approximation. Electron Lett 33(3):217–218Google Scholar
  196. 196.
    Zhou Y, Li Z, Shi W (2007) Fast capacitance extraction in multilayer, conformal and embedded dielectric using hybrid boundary element method. In: Proceedings of the ACM/IEEE design automation conference (DAC), 2007, pp 835–840Google Scholar
  197. 197.
    Zhou Y, Li Z, Tian Y, Shi W, Liu F (2007) A new methodology for interconnect parasitics extraction considering photo-lithography effects. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), Yokohama, Japan, January 2007, pp 450–455Google Scholar
  198. 198.
    Zhu Z, Demir A, White J (2004) A stochastic integral equation method for modeling the rough surface effect on interconnect capacitance. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), 2004, pp 887–891Google Scholar
  199. 199.
    Zhu Z, Hong W (1999) A generalized algorithm for the capacitance extraction of 3-D VLSI interconnects. IEEE Trans Microw Theory Tech 47:2027–2031Google Scholar
  200. 200.
    Zhu Z, Ji H, Hong W (1997) An efficient algorithm for the parameter extraction of 3-D interconnect structures in the VLSI circuits: domain decomposition method. IEEE Trans Microw Theory Tech 45:1179–1184Google Scholar
  201. 201.
    Zhu Z, White J (2005) FastSies: a fast stochastic integral equation solver for modeling the rough surface effect. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), 2005, pp 675–682Google Scholar
  202. 202.
    Zhu H, Zeng X, Cai W, Xue J, Zhou D (2007) A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology. In: Proceedings of the design, automation & test in Europe conference (DATE), 2007, pp 1514–1519Google Scholar
  203. 203.
    Zhuang H, Yu W, Hu G, Liu Z, Ye Z (2012) Fast floating random walk algorithm for multi-dielectric capacitance extraction with numerical characterization of green’s functions. In: Proceedings of the Asia South Pacific design automation conference (ASP-DAC), January 2012, pp 377–382Google Scholar

Copyright information

© Tsinghua University Press, Beijing and Springer-Verlag Berlin Heidelberg 2014

Authors and Affiliations

  • Wenjian Yu
    • 1
  • Xiren Wang
    • 2
  1. 1.Department of Computer Science and TechnologyTsinghua UniversityBeijingChina
  2. 2.Cadence Design SystemsSan JoseUSA

Personalised recommendations