A Smart Memory Accelerated Computed Tomography Parallel Backprojection

  • Qiuling Zhu
  • Larry Pileggi
  • Franz Franchettis
Conference paper
Part of the IFIP Advances in Information and Communication Technology book series (IFIPAICT, volume 418)

Abstract

As nanoscale lithography challenges mandate greater pattern regularity and commonality for logic and memory circuits, new opportunities are created to affordably synthesize more powerful smart memory blocks for specific applications. Leveraging the ability to embed logic inside the memory block boundary, we demonstrate the synthesis of smart memory architectures that exploits the inherent memory address patterns of the backprojection algorithm to enable efficient parallel image reconstruction at minimum hardware overhead. An end-to-end design framework in sub-20nm CMOS technologies was constructed for the physical synthesis of smart memories and evaluation of the huge design space. Our experimental results show that customizing memory for the computerized tomography (CT) parallel backprojection can achieve more than 30% area and power savings while offering significant performance improvements with marginal sacrifice of image accuracy.

Keywords

Smart Memory Logic and Memory Synthesis Computed Tomography Parallel Backprojection 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Agi, I., Hurst, P.J., Current, K.W.: An Image Processing IC for Backprojection and Spatial Histogramming in a Pipelined Array. IEEE Journal of Solid-State Circuits 28(3), 210–221 (1993)CrossRefGoogle Scholar
  2. 2.
    Srdjan, C., Miriam, L., Miller, E., Trepanier, M.: Parallel-Beam Backprojection: An FPGA Implementation Optimized for Medical Imaging. FPGA (2002)Google Scholar
  3. 3.
    Chen, C., Cho, Z., Wang, C.: A Fast Implementation of the Incremental Backprojection Algorithms for Parallel Beam Geometries. IEEE Transactions on Nuclear Science 43(6), 3328–3334 (1996)CrossRefGoogle Scholar
  4. 4.
    Zhu, Q., Turnerz, E.L., Bergery, C.R., Pileggi, L., Franchetti, F.: Application-Specific Logic-in-Memory for Polar Format Synthetic Aperture Radar. In: IEEE Conference on High Performance Extreme Computing, HPEC (2011)Google Scholar
  5. 5.
    Zhu, Q., Bergery, C.R., Turnerz, E.L., Pileggi, L., Franchetti, F.: Polar Format Synthetic Aperture Radar in Energy Efficient Application-Specific Logic-in-Memory. In: IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 1557–1560 (2012)Google Scholar
  6. 6.
    Morris, D., Rovner, V., Pileggi, L., Strojwas, A., Vaidyanathan, K.: Enabling Application-Specific Integrated Circuits on Limited Pattern Constructs. In: Symp. VLSI Technology (2010)Google Scholar
  7. 7.
    Morris, D., Vaidyanathan, K., Lafferty, N., Lai, K., Liebmann, L., Pileggi, L.: Design of embedded memory and logic based on pattern constructs. In: Symp. VLSI Technology (2011)Google Scholar
  8. 8.
    Luiz, M.C.B., Felipe, M.G.F., Vladimir, C.A., Claudio, L.A.: Reconfigurable Hardware for Tomographic Processing. In: Proceedings of the XI Brazilian Symposium on Integrated Circuit Design, pp. 19–24 (1998)Google Scholar
  9. 9.
    Jang, B., Kaeli, D., Do, S., Pien, H.: Multi GPU Implementation of Iterative Tomographic Reconstruction Algorithm. In: International Symposium on Biomedical Imaging (ISBI), pp. 185–188 (2009)Google Scholar
  10. 10.
    Yu, H.Q.: Memory Architecture for Data Intensive Image Processing Algorithms in Reconfigurable Hardware. Master Thesis (2003)Google Scholar
  11. 11.
    Cho, Z.H., Chen, C.M., Lee, S.Y.: Incremental Algorithm - A New Fast Backprojection Scheme for Parallel Beam Geometries. IEEE Transactions on Medical Image 9(2), 207–217 (1990)CrossRefGoogle Scholar
  12. 12.
    Zhu, Q.L., Vaidyanathan, K., Shachamy, O., Horowitz, M., Pileggi, L., Franchetti, F.: Design Automation Framework for Application-Specific Logic-in-Memory Blocks. In: Application-Specific Systems, Architectures and Processors (ASAP), pp. 125–132 (2012)Google Scholar
  13. 13.
    Murachi, Y., Kamino, T., Miyakoshi, J., Kawaguchi, H., Yoshimoto, M.: A Power-Efficient SRAM Core Architecture with Segmentation-Free and Rectangular Accessibility for Super-Parallel Video Processing. In: IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), pp. 63–66 (2008)Google Scholar
  14. 14.
    Hinkle, E.B., Sanz, J.L.C., Jain, A.K., Petkovic, D.: P3E: New life for projection-based image processing. Journal of Parallel and Distributed Computing 4(1), 45–78 (1987)CrossRefGoogle Scholar
  15. 15.
    Shacham, O.: Chip multiprocessor generator: automatic generation of custom and heterogeneous compute platforms. PhD Thesis, Stanford (2011)Google Scholar
  16. 16.

Copyright information

© IFIP International Federation for Information Processing 2013

Authors and Affiliations

  • Qiuling Zhu
    • 1
  • Larry Pileggi
    • 1
  • Franz Franchettis
    • 1
  1. 1.Department of Electrical and Computer EngineeringCarnegie Mellon UniversityPittsburghUSA

Personalised recommendations