Convex Optimization of Energy and Delay Using Logical Effort Method in Deep Sub-micron Technology
Tradeoff between the power dissipation and speed is one of the major issues in modern VLSI circuit design. Improving the circuit speed methods typically lead to excessive power consumption. In this work, we explore the energy-delay design in CMOS circuits, to find gate sizes which produce the lowest possible energy and delay. Our analysis methods include delay minimization using logical effort, formulating energy relationship with logical effort model and then optimizing the energy-delay using optimization technique. Thus, we introduce the Energy-Delay-Gain (EDG) to measure the energy reduction rate for each delay increase that is acceptable by the designer. The simulation is done using Spectre in cadence environment in UMC90nm CMOS technology.
Keywordsconvex optimization delay energy-delay-gain logical effort deep-sub-micron technology
Unable to display preview. Download preview PDF.
- 2.Tiwari, S.C., Gupta, A., Singh, K., Gupta, M.: Logical effort based auto-mated transistor width optimization methodology. In: IEEE World Congress on Information and Communication Technologies, Trivandrum, pp. 1067–1072 (2011)Google Scholar
- 3.Sutherland, I.E., Sproull, B.F., Harris, D.L.: Logical Effort: Design fast CMOS circuits (1998)Google Scholar
- 6.Aizik, Y., Kolodny, A.: Exploration of Energy-Delay Tradeoff in Digital cir-cuit Design. In: IEEE (2008)Google Scholar
- 7.Kang, S.M., Leblebici, Y.: CMOS digital integrated circuits analysis and design (2003)Google Scholar
- 8.Mittal, K.V.: Optimization Methods in operations research and system analysis (2007)Google Scholar