Intellectual Property (IP) Integration Approach for Data-Flow Parallel Embedded Systems
The growing complexity of new chips and the time to market constraints require fundamental changes in the systems design approach. Systems on chip (SoC) based on reused components called intellectual property (IP) has become an absolute necessity to the embedded systems companies in order to remain competitive. This paper focuses on the IP reuse to design parallel and multi-frequency applications. The flexible parallel components described by the Alpha functional language are modelled and assembled using a scheduling method which combines the synchronous data-flow principle of balance equations and, the polyhedral scheduling technique. Our approach allows a flexible component to be modelled and, a full system to be assembled and synthesized by combining the component hardware descriptions with automatically generated wrappers. We discuss the relationship of this approach with stream languages, latency-insensitive design, and multidimensional data-flow systems.
KeywordsIP reused flexible component SoC Polyhedral model data-flow model parallelism multi-frequency system
Unable to display preview. Download preview PDF.
- 1.Lee, E.A., Seshia, S.A.: Introduction to Embedded Systems - A Cyber-Physical Systems Approach, LeeSeshia.org (2011)Google Scholar
- 2.Saleh, R., Wilton, S., Mirabbasi, S., Hu, A., Greenstreet, M., Lemieux, G., Pande, P.P., Grecu, C., Ivanov, A.: System-on-chip: Reuse and Integration. Proceedings of IEEE 94 (2006)Google Scholar
- 3.Chana, A., Quinton, P., Derrien, S.: Conception par composants de systèmes matériels pour des applications de télécommunications. In: Proceeding of the 10th African Conference on Reseach in Computer Science and Applied Mathematics, CARI 2010, pp. 551–558 (October 2010)Google Scholar
- 4.Nikolov, H., et al.: Automated Integration of Dedicated Hardwired IP Cores in Heterogeneous MPSoCs Designed with ESPAM. EURASIP Journal on Embedded Systems, Article ID 726096, 2008, 15 pages (2008)Google Scholar
- 6.Charot, F., et al.: Modeling and scheduling Parallel Data Flow systems using structured systems of Recurrence Equations. In: Proceedings of the 15th IEEE International Conference on Aplication-Specific System, Architectures and Processors, ASAP 2004 (2004)Google Scholar
- 9.Carloni, L.P., McMillan, K.L., Sangiovanni-Vincentelli, A.L.: Theory of Latency-Insensitive Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits ans Systems 20(9) (September 2001)Google Scholar
- 10.Casu, M.R., Macchiarulo, L.: Adaptive Latency-Insensitive, Globally Asynchronous, Locally Synchronous Design and Test. IEEE Design & Test of Computers (2007)Google Scholar
- 11.Singh, M., Agiwal, A.: Multi-Clock Latency-Insensitive Architecture and Wrapper synthesis. Electronic Notes in Theoretical Computer Science (2006)Google Scholar