Efficient Robust Monitoring for STL

  • Alexandre Donzé
  • Thomas Ferrère
  • Oded Maler
Part of the Lecture Notes in Computer Science book series (LNCS, volume 8044)


Monitoring transient behaviors of real-time systems plays an important role in model-based systems design. Signal Temporal Logic (STL) emerges as a convenient and powerful formalism for continuous and hybrid systems. This paper presents an efficient algorithm for computing the robustness degree in which a piecewise-continuous signal satisfies or violates an STL formula. The algorithm, by leveraging state-of-the-art streaming algorithms from Signal Processing, is linear in the size of the signal and its implementation in the Breach tool is shown to outperform alternative implementations.


  1. [ALFS11]
    Annpureddy, Y., Liu, C., Fainekos, G., Sankaranarayanan, S.: S-taLiRo: A tool for temporal logic falsification for hybrid systems. In: Abdulla, P.A., Leino, K.R.M. (eds.) TACAS 2011. LNCS, vol. 6605, pp. 254–257. Springer, Heidelberg (2011)CrossRefGoogle Scholar
  2. [CGP99]
    Clarke, E.M., Grumberg, O., Peled, D.: Model Checking. MIT Press (1999)Google Scholar
  3. [DFG+11]
    Donzé, A., Fanchon, E., Gattepaille, L.M., Maler, O., Tracqui, P.: Robustness analysis and behavior discrimination in enzymatic reaction networks. PLoS One 6(9) (2011)Google Scholar
  4. [DM10]
    Donzé, A., Maler, O.: Robust satisfaction of temporal logic over real-valued signals. In: Chatterjee, K., Henzinger, T.A. (eds.) FORMATS 2010. LNCS, vol. 6246, pp. 92–106. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  5. [DMB+12]
    Donzé, A., Maler, O., Bartocci, E., Nickovic, D., Grosu, R., Smolka, S.: On temporal logic and signal processing. In: Chakraborty, S., Mukund, M. (eds.) ATVA 2012. LNCS, vol. 7561, pp. 92–106. Springer, Heidelberg (2012)CrossRefGoogle Scholar
  6. [Don10]
    Donzé, A.: Breach, A toolbox for verification and parameter synthesis of hybrid systems. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 167–170. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  7. [DT04]
    D’Souza, D., Tabareau, N.: On timed automata with input-determined guards. In: Lakhnech, Y., Yovine, S. (eds.) FORMATS 2004 and FTRTFT 2004. LNCS, vol. 3253, pp. 68–83. Springer, Heidelberg (2004)CrossRefGoogle Scholar
  8. [FP09]
    Fainekos, G.E., Pappas, G.J.: Robustness of temporal logic specifications for continuous-time signals. Theoretical Computer Science 410(42) (2009)Google Scholar
  9. [FSUY12]
    Fainekos, G.E., Sankaranarayanan, S., Ueda, K., Yazarel, H.: Verification of automotive control applications using s-taliro. In: ACC (2012)Google Scholar
  10. [JDDS13]
    Jin, X., Donzé, A., Deshmukh, J., Seshia, S.: Mining requirements from closed-loop control models. In: HSCC 2013 (2013)Google Scholar
  11. [JKN10]
    Jones, K.D., Konrad, V., Nickovic, D.: Analog property checkers: a DDR2 case study. Formal Methods in System Design 36(2) (2010)Google Scholar
  12. [Lem06]
    Lemire, D.: Streaming maximum-minimum filter using no more than three comparisons per element. CoRR, abs/cs/0610046 (2006)Google Scholar
  13. [MDMF12]
    Mobilia, N., Donzé, A., Moulis, J.-M., Fanchon, E.: A model of the cellular iron homeostasis network using semi-formal methods for parameter space exploration. In: HSB (2012)Google Scholar
  14. [MN04]
    Maler, O., Nickovic, D.: Monitoring temporal properties of continuous signals. In: Lakhnech, Y., Yovine, S. (eds.) FORMATS 2004 and FTRTFT 2004. LNCS, vol. 3253, pp. 152–166. Springer, Heidelberg (2004)CrossRefGoogle Scholar
  15. [MN12]
    Maler, O., Nickovic, D.: Monitoring properties of analog and mixed-signal circuits. Software Tools for Technology Transfer (2012)Google Scholar
  16. [MNP08]
    Maler, O., Nickovic, D., Pnueli, A.: Checking temporal properties of discrete, timed and continuous behaviors. In: Avron, A., Dershowitz, N., Rabinovich, A. (eds.) Pillars of Computer Science. LNCS, vol. 4800, pp. 475–505. Springer, Heidelberg (2008)CrossRefGoogle Scholar
  17. [MP91]
    Manna, Z., Pnueli, A.: The Temporal Logic of Reactive and Concurrent Systems: Specification. Springer, New York (1991)zbMATHGoogle Scholar
  18. [MP95]
    Manna, Z., Pnueli, A.: Temporal Verification of Reactive Systems: Safety. Springer, New York (1995)CrossRefGoogle Scholar
  19. [Nil86]
    Nilsson, N.J.: Probabilistic logic. Artificial intelligence 28(1), 71–87 (1986)MathSciNetCrossRefzbMATHGoogle Scholar
  20. [NM07]
    Nickovic, D., Maler, O.: AMT: A property-based monitoring tool for analog systems. In: Raskin, J.-F., Thiagarajan, P.S. (eds.) FORMATS 2007. LNCS, vol. 4763, pp. 304–319. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  21. [Pnu77]
    Pnueli, A.: The temporal logic of programs. In: Proc. 18th Annual Symposium on Foundations of Computer Science (FOCS), pp. 46–57 (1977)Google Scholar
  22. [QS82]
    Queille, J.P., Sifakis, J.: Specification and Verification of Concurrent Systems in CESAR. In: 5th Int. Symp. on Programming (1982)Google Scholar
  23. [RBFS08]
    Rizk, A., Batt, G., Fages, F., Soliman, S.: On a continuous degree of satisfaction of temporal logic formulae with applications to systems biology. In: Heiner, M., Uhrmacher, A.M. (eds.) CMSB 2008. LNCS (LNBI), vol. 5307, pp. 251–268. Springer, Heidelberg (2008)CrossRefGoogle Scholar
  24. [Zad65]
    Zadeh, L.: Fuzzy sets. Information and Control 8, 338–353 (1965)MathSciNetCrossRefzbMATHGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Alexandre Donzé
    • 1
  • Thomas Ferrère
    • 2
  • Oded Maler
    • 2
  1. 1.EECS Dept.University of CaliforniaBerkeleyUSA
  2. 2.Verimag, CNRS and Grenoble UniversityFrance

Personalised recommendations