Hierarchical Tori Connected Mesh Network
Hierarchical interconnection networks provide high performance at low cost by exploring the locality that exists in the communication patterns of massively parallel computers. A Hierarchical Tori connected Mesh Network (HTM) is a 2D-torus network of multiple basic modules, in which the basic modules are 3D-mesh networks that are hierarchically interconnected for higher-level networks. This paper addresses the architectural details of the HTM and explores aspects such as degree, diameter, cost, average distance, arc connectivity, bisection width, and wiring complexity. We also present a deadlock-free routing algorithm for the HTM using two virtual channels and evaluate the network’s dynamic communication performance using the proposed routing algorithm under uniform traffic and bit-flip traffic patterns. We evaluate the dynamic communication performance of HTM, H3DM, mesh, and torus networks by computer simulation. It is shown that the HTM possesses several attractive features, including constant node degree, small diameter, low cost, small average distance, moderate (neither too low, nor too high) bisection width, small wiring complexity, and high throughput per link and very low zero load latency, which provide better dynamic communication performance than that of H3DM, mesh, and torus networks.
KeywordsInterconnection network HTM network Deadlock-free routing algorithm Static network performance Uniform traffic patterns Bit-Flip traffic patterns Dynamic communication performance
Unable to display preview. Download preview PDF.
- 2.Abd-El-Barr, M., Al-Somani, T.F.: Topological Properties of Hierarchical Interconnection Networks: A Review and Comparison. Journal of Electrical and Computer Engineering 2011, 12 pages 2011)Google Scholar
- 5.Horiguchi, S.: New Interconnection for massively Parallel and Distributed System. Research Report, 09044150, JAIST, pp. 47-57 (1999)Google Scholar
- 13.Holsmark, R., Kumar, S., Palesi, M., Mekia, A.: HiRA: A Methodology for Deadlock Free Routing in Hierarchical Networks on Chip. In: Proc. of the 3rd ACM/IEEE NOCS, pp. 2–11 (2009)Google Scholar