Reliable NoC Mapping Based on Scatter Search

  • Qianqi Le
  • Guowu Yang
  • William N. N. Hung
  • Wensheng Guo
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7473)


Network-on-Chip (NoC) is a promising interconnection solution for systems on chip. Mapping Intellectual Property (IP) cores onto NoC architecture is an important phase of NoC design. It affects heavily the NoC performance. In this paper, we propose a multi-objectives optimization algorithm based on Scatter Search for NoC mapping. We introduce reliability evaluation into NoC mapping in order to achieve high performance and reliable NoC architectures. Experimental results show that our algorithm achieves low power consumption, little communication time, balanced link load and high reliability, compared to other traditional evolutional algorithms.


Network-on-Chip (NoC) mapping scatter search reliability 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Marculescu, R., Ogras, U.Y., Peh, L.-S., Jerger, N.E., Hoskote, Y.: Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 3–21 (2009)CrossRefGoogle Scholar
  2. 2.
    da Silva, M.V.C., Nedjah, N., Mourelle, L.M.: Power-aware multi-objectives evolutionary optimization for application mapping on NoC platforms. International Journal of Electronic 97, 1163–1179 (2010)CrossRefGoogle Scholar
  3. 3.
    Garey, M.R., Johnson, D.S.: A guide to the theory of NP completeness. W. H. Freeman & Co., New York (1990)Google Scholar
  4. 4.
    Rama Mohan Rao, A., Arvind, N.: A Scatter Search Algorithm for Stacking Sequence Optimisation of Laminate Composites. Composite Structures 70(4), 383–402 (2005)CrossRefGoogle Scholar
  5. 5.
    Lei, T., Kumar, S.: A two-step genetic algorithm for mapping task graphs to network on chip architecture. In: Proceedings of the Digital System Design, pp. 180–187 (2003)Google Scholar
  6. 6.
    Hu, J., Marculescu, R.: Energy-aware mapping for tile-Based NoC architecture under performance constraints. In: Design Automation Conference, Proceedings of the ASP-DAC 2003, pp. 233–239 (2003)Google Scholar
  7. 7.
    Muralimanohart, N., Modarressi, M., Tavakkol, A., Sarbazi-Azad, H.: Aplication-Aware Topology Reconfiguration for On-Chip Networks. IEEE Transactions on Very Large Scale Integration Systems, 2010–2022 (November 2011)Google Scholar
  8. 8.
    Chou, C.-L., Marculescu, R.: Contention-aware Application Mapping for Network-on-Chip Communication Architectures. In: ICCD 2008, pp. 164–169 (2008)Google Scholar
  9. 9.
    Sahu, P.K., Venkatesh, P., Gollapalli, S.: Application Mapping onto Mesh Structured Network-on-Chip Using Particle Swarm Optimization. In: 2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 335–336 (2011)Google Scholar
  10. 10.
    Das, R., Eachempati, S., Mishra, A.K., Narayanan, V., Das, C.R.: Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs. In: HPCA 2009, pp. 175–186 (February 2009)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Qianqi Le
    • 1
    • 2
  • Guowu Yang
    • 1
  • William N. N. Hung
    • 3
  • Wensheng Guo
    • 1
  1. 1.University of Electronic Science and TechnologyChengduChina
  2. 2.Chengdu University of TechnologyChengduChina
  3. 3.Synopsys Inc.Mountain ViewUSA

Personalised recommendations