Advertisement

Abstract

Railway interlocking systems represent a challenge for model checkers: although encoding interlocking rules as finite state machines can be quite straightforward, and safety properties to be proved are easily expressible, the inherent complexity related to the high number of variables involved makes the verification of such systems typically incur state space explosion problems.

Domain-specific techniques have been adopted to advance the size of interlocking systems that can be successfully proved, but still not reaching the size needed for large deployment cases.

We propose a novel approach in which we exploit a distributed modelling of an interlocking system and a careful selection of verification scenarios, so that parallel verifications conducted on multiple processors can address systems of a large size. Some experiments in this direction are presented and new directions of research according to this proposal are discussed.

Keywords

Model Check Safety Property Label Transition System Computation Tree Logic Interlocking System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Anunchai, S.V.: Verification of Railway Interlocking Tables using Coloured Pertri Nets. In: Proceedings of the 10th Workshop and Tutorial on Practical Use of Coloured Petri Nets and the CPN Tools (2009)Google Scholar
  2. 2.
    Banci, M., Fantechi, A.: Instantiating Generic Charts for Railway Interlocking Systems. In: Tenth International Workshop on Formal Methods for Industrial Critical Systems (FMICS 2005), Lisbon, Portugal, September 5-6 (2005)Google Scholar
  3. 3.
    ter Beek, M.H., Fantechi, A., Gnesi, S., Mazzanti, F.: A state/event-based model-checking approach for the analysis of abstract system properties. Science of Computer Programming 76(2), 119–135 (2011)zbMATHCrossRefGoogle Scholar
  4. 4.
    Berger, J., Middelraad, P., Smith, A.J.: EURIS, European railway interlocking specification. In: Proceedings of the Institution of Railway Signal Engineers, IRSE 1993, pp. 70–82 (1993)Google Scholar
  5. 5.
    Boralv, A.: Formal Verification of a Computerized Railway Interlocking. Formal Aspects of Computing 10, 338–360 (1998)CrossRefGoogle Scholar
  6. 6.
    Cimatti, A., Clarke, E.M., Giunchiglia, E., Giunchiglia, F., Pistore, M., Roveri, M., Sebastiani, R., Tacchella, A.: NuSMV 2: An OpenSource Tool for Symbolic Model Checking. In: Brinksma, E., Larsen, K.G. (eds.) CAV 2002. LNCS, vol. 2404, pp. 359–364. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  7. 7.
    Eriksson, L.: Use of Domain Theories in Applied Formal Methods. Technical Report, Uppsala University, Dept. of Information Technology, 2006-029 (2006)Google Scholar
  8. 8.
    Ferrari, A., Magnani, G., Grasso, D., Fantechi, A.: Model checking interlocking control tables. In: Proc. 8th FORMS/FORMAT Symposium, pp. 98–107 (2010)Google Scholar
  9. 9.
    Fokkink, W., Hollingshead, P.: Verification of Interlockings: from Control Tables to Ladder Logic Diagrams. In: 3rd FMICS Workshop, pp. 171–185 (1998)Google Scholar
  10. 10.
    Hansen, K.M.: Formalizing Railway Interlocking Systems. In: Proceedings of the 2nd FMERail Workshop (1998)Google Scholar
  11. 11.
    Haxthausen, A.E., Le Bliguet, M., Kjær, A.A.: Modelling and Verification of Relay Interlocking Systems. In: Choppy, C., Sokolsky, O. (eds.) Monterey Workshop 2008. LNCS, vol. 6028, pp. 141–153. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  12. 12.
    Haxthausen, A.E.: Developing a Domain Model for Relay Circuits. International Journal of Software and Informatics, 241–272 (2009)Google Scholar
  13. 13.
    Holzmann, G.J.: The SPIN Model Checker: Primer and Reference Manual. Addison-Wesley Professional (2003)Google Scholar
  14. 14.
    Jung, B.: Die Methode und Werkzeuge GRACE. In: Formale Techniken für die Eisenbahn-sicherung (FORMS 2000), Fortschritt-Berichte VDI, Reihe 12, Nr. 441. VDI Verlag (2000)Google Scholar
  15. 15.
    Kanso, K., Moller, F., Setzer, A.: Automated Verification of Signalling Principles in Railway Interlocking Systems. Electronic Notes in Theoretical Computer Science (ENTCS) 250, 19–31 (2009)CrossRefGoogle Scholar
  16. 16.
    Le Bouar, P.: Interlocking SNCF functional requirements description. Euro-Interlocking Project, Paris (May 2003)Google Scholar
  17. 17.
    Mirabadi, A., Yazdi, M.B.: Automatic Generation and Verification of Railway Interlocking Control tables using FSM and NuSMV. Transport Problems: an International Scientific Journal 4, 103–110 (2009)Google Scholar
  18. 18.
    Mota, J.M.: Safety formal verification of metro railway signalling systems. Presentation at I-Day, FM 2011, Limerick, Ireland (June 2011)Google Scholar
  19. 19.
    Pavlovic, O., Ehrich, H.: Model Checking PLC Software Written in Function Block Diagram. In: 3rd International Conference on Software Testing, Verification and Validation, pp. 439–448 (2010)Google Scholar
  20. 20.
    Simpson, A.: Model Checking for Interlocking Safety. In: Proceedings of the 2nd FMERail Seminar (1998)Google Scholar
  21. 21.
    Tombs, D., Robinson, N., Nikandros, G.: Signalling Control Table Generation and Verification. In: Proceedings of the Conference on Railway Engineering (2002)Google Scholar
  22. 22.
    Winter, K.: Model Checking Railway Interlocking Systems. In: Proceedings of the 25th Australasian Conference on Computer Science, vol. 4, pp. 303–310 (2002)Google Scholar
  23. 23.
    Winter, K., Robinson, N.J.: Modeling Large Railway Interlockings and Model Checking Small Ones. In: Proceedings of the 26th Australasian Computer Science Conference, vol. 35, pp. 309–316 (2003)Google Scholar
  24. 24.
    Winter, K., Johnston, W., Robinson, P., Strooper, P., van den Berg, L.: Tool Support for Checking Railway Interlocking Designs. In: Proceedings of the 10th Australian Workshop on Safety Critical Systems and Software, pp. 101–107 (2006)Google Scholar
  25. 25.
    Winter, K.: Symbolic Model Checking for Interlocking Systems. In: Flammini, F. (ed.) Railway Safety, Reliability, and Security: Technologies and Systems Engineering. IGI Global (May 2012)Google Scholar
  26. 26.
    FP7 Project INESS - Deliverable D.1.5 Report on translation of requirements from text to UML (2009)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Alessandro Fantechi
    • 1
  1. 1.DSIUniversity of FlorenceItaly

Personalised recommendations