Cross-Level Compositional Reliability Analysis for Embedded Systems

  • Michael Glaß
  • Heng Yu
  • Felix Reimann
  • Jürgen Teich
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7612)


Ever shrinking device structures are one of the main reasons for a growing inherent unreliability of embedded system components. As a remedy, various means to increase the reliability of complex embedded systems at several levels of abstraction are available. In fact, their efficient application is a key factor for the successful design of reliable embedded systems. While analysis approaches that evaluate these techniques and their advantages and disadvantages at particular levels exist, an overall system analysis that has to work cross-level is still lacking. This paper introduces a framework for cross-level reliability analysis that enables a seamless and flexible combination of various reliability analysis techniques across different levels of abstraction. For this purpose, a proposed framework provides mechanisms for (a) the composition and decomposition of the system during analysis and (b) the connection of different levels of abstraction by adapters that convert and abstract analysis results. As a case-study, the framework extends and combines three analysis approaches from the MPSoC domain: (I) a BDD-based reliability analysis considers redundancies in the system structure, (II) an analytical behavioral model to consider computational activity, and (III) a temperature simulator for processor cores. This enables to capture thermal reliability threats at transistor level in an overall system analysis. The approach is seamlessly integrated in an automatic Electronic System Level (ESL) tool flow.


Reliability Analysis Embed System Field Programmable Gate Array Reliability Function Design Space Exploration 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Council, J.E.D.E.: Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-F (2010)Google Scholar
  2. 2.
    Eles, P., Izosimov, V., Pop, P., Peng, Z.: Synthesis of fault-tolerant embedded systems. In: Proc. of DATE 2008, pp. 1117–1122 (2008)Google Scholar
  3. 3.
    Ernst, D., et al.: Razor: A low-power pipeline based on circuit-level timing speculation. In: Microarchitecture 2003, pp. 7–18 (2003)Google Scholar
  4. 4.
    Glaß, M., Lukasiewycz, M., Reimann, F., Haubelt, C., Teich, J.: Symbolic system level reliability analysis. In: Proc. of ICCAD 2010, pp. 185–189 (2010)Google Scholar
  5. 5.
    Gu, Z., Zhu, C., Shang, L., Dick, R.: Application-specific MPSoC reliability optimization. IEEE Trans. on Very Large Scale Integration Systems 16(5), 603–608 (2008)CrossRefGoogle Scholar
  6. 6.
    Israr, A., Huss, S.: Specification and design considerations for reliable embedded systems. In: Proc. of DATE 2008, pp. 1111–1116 (2008)Google Scholar
  7. 7.
    Izosimov, V., Pop, P., Eles, P., Peng, Z.: Synthesis of fault-tolerant schedules with transparency/performance trade-offs for distributed embedded systems. In: Proc. of DAC 2004, pp. 550–555 (2004)Google Scholar
  8. 8.
    Leon, A.S., Tam, K.W., Shin, J.L., Weisner, D., Schumacher, F.: A Power-Efficient High-Throughput 32-Thread SPARC Processor. IEEE Journal of Solid-State Circuits 42(1), 7–16 (2007)CrossRefGoogle Scholar
  9. 9.
    Lukasiewycz, M., Glaß, M., Reimann, F., Teich, J.: Opt4J - A Modular Framework for Meta-heuristic Optimization. In: Proc. of GECCO 2011, pp. 1723–1730 (2011)Google Scholar
  10. 10.
    McGregor, J., Stafford, J., Cho, I.: Measuring component reliability. In: Proceedings of 6th ICSE Workshop on Component-based Software Engineering (2003)Google Scholar
  11. 11.
    Reussner, R., Schmidt, H., Poernomo, I.: Reliability prediction for component-based software architectures. Systems & Software 66(3), 241–252 (2003)CrossRefGoogle Scholar
  12. 12.
    Sander, B., Schnerr, J., Bringmann, O.: ESL power analysis of embedded processors for temperature and reliability estimations. In: Proc. of CODES+ISSS 2009, pp. 239–248 (2009)Google Scholar
  13. 13.
    Schnable, G., Comizzoli, R.: CMOS integrated circuit reliability. Microelectronics Reliability 21, 33–50 (1981)CrossRefGoogle Scholar
  14. 14.
    Skadron, K., Stan, M., Huang, W., Velusamy, S., Sankaranarayanan, K., Tarjan, D.: Temperature-aware microarchitecture. In: ACM SIGARCH Computer Architecture News, vol. 31, pp. 2–13 (2003)Google Scholar
  15. 15.
    Stathis, J.: Reliability limits for the gate insulator in CMOS technology. IBM Journal of Research and Development 46(2-3), 265–286 (2002)CrossRefGoogle Scholar
  16. 16.
    Streichert, T., Glaß, M., Haubelt, C., Teich, J.: Design space exploration of reliable networked embedded systems. J. on Systems Architecture 53(10), 751–763 (2007)CrossRefGoogle Scholar
  17. 17.
    Ting, L., May, J., Hunter, W., McPherson, J.: AC electromigration characterization and modeling of multilayeredinterconnects. In: 31st Annual International Reliability Physics Symposium, pp. 311–316 (1993)Google Scholar
  18. 18.
    Tosun, S., Mansouri, N., Arvas, E., Kandemir, M., Xie, Y.: Reliability-centric high-level synthesis. In: Proc. of DATE 2005, pp. 1258–1263 (2005)Google Scholar
  19. 19.
    Wandeler, E., Thiele, L.: Real-Time Calculus (RTC) Toolbox,
  20. 20.
    Wei, B., Vajtai, R., Ajayan, P.: Reliability and current carrying capacity of carbon nanotubes. Applied Physics Letters 79, 1172–1174 (2001)CrossRefGoogle Scholar
  21. 21.
    Wirthlin, M., Johnson, E., Rollins, N., Caffrey, M., Graham, P.: The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets. In: Proc. of FCCM 2003, pp. 133–142 (2003)Google Scholar
  22. 22.
    Xiang, Y., Chantem, T., Dick, R.P., Hu, X.S., Shang, L.: System-Level Reliability Modeling for MPSoCs. In: Proc. of CODES+ISSS 2010, pp. 297–306 (2010)Google Scholar
  23. 23.
    Xie, Y., Li, L., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Reliability-aware co-synthesis for embedded systems. VLSI Signal Processing 49(1), 87–99 (2007)CrossRefGoogle Scholar
  24. 24.
    Zhang, Y., Dick, R., Chakrabarty, K.: Energy-aware deterministic fault tolerance in distributed real-time embedded systems. In: Proc. of DATE 2005, pp. 372–377 (2005)Google Scholar
  25. 25.
    Zhu, C., Gu, Z., Dick, R., Shang, L.: Reliable multiprocessor system-on-chip synthesis. In: Proc. of CODES+ISSS 2007, pp. 239–244 (2007)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Michael Glaß
    • 1
  • Heng Yu
    • 1
  • Felix Reimann
    • 1
  • Jürgen Teich
    • 1
  1. 1.Hardware/Software Co-Design, Department of Computer ScienceUniversity of Erlangen-NurembergGermany

Personalised recommendations