Advanced Current Calibration

  • Martin Clara
Chapter
Part of the Springer Series in Advanced Microelectronics book series (MICROELECTR., volume 36)

Abstract

Dynamic current copying is a technique that allows to continuously trim the single DAC-elements in the background. One current source at a time is taken out of the DAC-array and compared with a reference current. Then a negative feedback loop is established, and, by controlling the DAC-element, or a part thereof, in a suitable way, its current is forced to equal the reference current. When the calibration is completed, the trimmed DAC-element is switched back into the DAC-array and continues to take part in the data processing. At the same time the next DAC-element is put into calibration mode. When all current sources of the array are trimmed, the calibration cycle starts anew.

Keywords

Operational Amplifier Current Cell Output Stage Linear Feedback Shift Register Sampling Clock 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 33.
    C.-H. Lin, K. Bult, A 10-b, 500-MSample/s CMOS DAC in 0.6 mm 2. IEEE J. Solid-State Circ. 33(12), 1948–1958 (1998)Google Scholar
  2. 34.
    J. Deveugele, M. Steyaert, A 10-bit 250-MS/s binary-weighted current-steering DAC. IEEE J. Solid-State Circ. 41(2), 320–329 (2006)CrossRefGoogle Scholar
  3. 35.
    A. Van den Bosch, M. Steyaert, W. Sansen; Static and Dynamic Performance Limitations for High Speed D/A Converters (Kluwer Academic Publishers, 2004). ISBN:1-4020-7761-0Google Scholar
  4. 42.
    M. Clara, W. Klatzer, B. Seger, A. Di Giandomenico, L. Gori, A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0. 13μm CMOS. IEEE International Solid-State Circuits Conference 2007, Digest of Technical Papers, pp. 250–251, 2007Google Scholar
  5. 48.
    K. Laker, W. Sansen, Design of Analog Integrated Circuits and Systems (McGraw-Hill, New York, 1994). ISBN:00-703-6060-XGoogle Scholar
  6. 76.
    W. Schofield, D. Mercer, L.St. Onge, A 16b 400MS/s DAC with <  − 80dBc IMD to 300MHz and <  − 160dBm/Hz noise power spectral density. IEEE International Solid-State Circuits Conference 2003, Digest of Technical Papers, pp. 126–129, 2003Google Scholar
  7. 92.
    Q. Huang, P.A. Francese, C. Martelli, J. Nielsen, A 200MS/s 14b 97mW DAC in 0.18μm CMOS. IEEE International Solid-State Circuits Conference 2004, Digest of Technical Papers, pp. 364–532, 2004Google Scholar
  8. 93.
    M. Clara, W. Klatzer, D. Gruber, A. Marak, B. Seger, W. Pribyl, A 1.5V 13bit 130–300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0. 13μm CMOS, in Proceedings of the 34th European Solid-State Circuits Conference, pp. 262–265, 2008Google Scholar
  9. 101.
    M. Tiilikainen, A 14-bit 1.8-V 20-mW 1-mm 2 CMOS DAC. IEEE J. Solid-State Circ. 36(7), 1144–1147 (2001)Google Scholar
  10. 103.
    Y. Cong, R.L. Geiger, A 1.5-V 14-bit 100-MS/s self-calibrated DAC. IEEE J. Solid-State Circ. 38(12), 2051–2060 (2003)Google Scholar
  11. 104.
    A. Bugeja, B.-S. Song, A Self-Trimming 14-b 100-MS/s CMOS DAC. IEEE J. Solid-State Circ. 34(12), 1841–1852 (2000)CrossRefGoogle Scholar
  12. 107.
    W. Groeneveld, H. Schouwenaars, H. Termeer, A self calibration technique for monolithic high-resolution D/A converters. IEEE J. Solid-State Circ. 24(6), 1517–1522 (1989)CrossRefGoogle Scholar
  13. 117.
    A. Van den Bosch, M. Steyaert, W. Sansen, A 10-bit 1-GSample/s nyquist current-steering CMOS D/A converter. IEEE J. Solid-State Circ. 36(3), 315–324 (2001)CrossRefGoogle Scholar
  14. 125.
    K. Doris, J. Briaire, D. Leenaerts, M. Vertregt, A.H.M. van Roermund, A 12b 500MS/s DAC with 70dB SFDR up to 120MHz in 0.18μm CMOS. IEEE International Solid-State Circuits Conference 2005, Digest of Technical Papers, pp. 116–117, 2005Google Scholar
  15. 127.
    K. O’Sullivan, C. Gorman, M. Hennessy, V. Callaghan, A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm 2. IEEE J. Solid-State Circ. 39(7), 1064–1072 (2004)Google Scholar
  16. 128.
    C.-H. Lin, F.M.L. Van Der Goes, J.R. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, K. Bult, A 12 bit 2.9 GS/s DAC With IM3 <  − 60 dbc Beyond 1 GHz in 65 nm CMOS. IEEE J. Solid-State Circ. 44(12), 3285–3293 (2009)Google Scholar
  17. 132.
    J. Hyde, T. Humes, C. Diorio, M. Thomas, M. Figueroa, A 300-MS/s 14-bit digital-to-analog converter in logic CMOS. IEEE J. Solid-State Circ. 38(5), 734–740 (2003)CrossRefGoogle Scholar
  18. 172.
    H. Weinrichter, F. Hlawatsch, Stochastische Grundlagen Nachrichtentechnischer Signale (Springer, New York, 1991). ISBN:3-211-82303-4Google Scholar
  19. 173.
    M. Clara, W. Klatzer, A. Di Giandomenico, L. Gori, Digital/Analog Wandler mit Selbstkalibrierung, Patentschrift DE102005017304, 2 Nov 2006Google Scholar
  20. 174.
    M. Clara, J. Hauptmann, Digital-to-analog converter arrangement with an array of unary digital-to-analog converting elements useable for different signal types, U.S. Patent 6,831,581, 14 Dec 2004Google Scholar
  21. 175.
    M. Clara, H. Weinberger, C. Fleischhacker, A. Wiesbauer, Digital/Analog converter with programmable gain, U.S. Patent 6,646,580, 11 Nov 2003Google Scholar
  22. 176.
    D. Monticelli, A Quad CMOS single-supply Op Amp with rail-to-rail output swing. IEEE J. Solid-State Circ. 21(6), 1026–1034 (1986)CrossRefGoogle Scholar
  23. 177.
    R. Hogervorst, J. Tero, R. Eschauzier, J.H. Huijsing, A compact power-efficient 3 V CMOS rail-to-rail Input/Output operational amplifier for VLSI cell libraries. IEEE J. Solid-State Circ. 29(12), 1505–1513 (1994)CrossRefGoogle Scholar
  24. 178.
    M. Clara, W. Klatzer, B. Seger, A. Di Giandomenico, L. Gori, A 1.5V 200MS/s 13b 25mW DAC with randomized nested background calibration in 0. 13μm CMOS. IEEE International Solid-State Circuits Conference 2007, Visuals Supplement to the Digest of Technical Papers, pp. 196–197, 2007Google Scholar
  25. 179.
    A. Van den Bosch, M. Borremans, M. Steyaert, W. Sansen, A 12b 500Msample/s current-steering CMOS D/A converter. IEEE International Solid-State Circuits Conference 2001, Digest of Technical Papers, pp. 366–367, 2001Google Scholar
  26. 180.
    K. Chan, I. Galton, A 14b 100MS/s DAC with fully segmented dynamic element matching. IEEE International Solid-State Circuits Conference 2006, Digest of Technical Papers, pp. 390–391, 2006Google Scholar
  27. 181.
    K. Chan, J. Zhu, I. Galton, A 150MS/s 14-bit segmented DEM DAC with greater than 83dB of SFDR across the Nyquist band. Symposium on VLSI Circuits Digest of Technical Papers, pp. 200–201, 2007Google Scholar
  28. 182.
    T. Ueno, T. Yamaji, T. Itakura, A 1.2V, 12-bit, 200MSample/s current-steering D/A converter in 90nm CMOS, in Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, pp. 747–750, 2005Google Scholar
  29. 183.
    Y. Tang, J. Briaire, K. Doris, R. van Veldhoven, P.C.W. van Beek, H.J.A. Hegt, A.H.M. Roermund, A 14 bit 200 MS/s DAC With SFDR > 78 dBc, IM3 <  − 73 dBc and NSD < 163 dBm/Hz across the whole nyquist band enabled by dynamic-mismatch mapping. IEEE J. Solid-State Circ. 46(6), 1371–1381 (2011)CrossRefGoogle Scholar
  30. 184.
    W.-H. Tseng , C.-W. Fan, J.-T. Wu, A 12-Bit 1.25 GS/s DAC in 90nm CMOS With > 70 dBc SFDR up to 500 MHz. IEEE J. Solid-State Circ. 46(12), 2845–2856 (2011)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Martin Clara
    • 1
  1. 1.LANTIQ-A GmbHVillachAustria

Personalised recommendations