Dynamic Linearity

  • Martin Clara
Chapter
Part of the Springer Series in Advanced Microelectronics book series (MICROELECTR., volume 36)

Abstract

The static linearity of a current-steering D/A-converter is ultimately limited by the low-frequency output impedance of the unit current-sources and the mismatch in their output current, provided that other systematic errors can be adequately suppressed [35]. For the synthesis of higher signal frequencies, though, a number of dynamic effects become important. These are linked with the frequency-dependent output impedance of the current sources, as well as with transition errors related to the imperfect switching of the currents in the single DAC-elements.

Keywords

Switching Transition Current Cell Harmonic Distortion Switching Activity Output Impedance 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 20.
    W. Sansen, Analog Design Essentials (Springer, New York, 2006). ISBN:10-387-25746-2Google Scholar
  2. 24.
    B. Jewett, J. Liu, K. Poulton, A 1.2GS/s 15b DAC for precision signal generation. IEEE International Solid-State Circuits Conference 2005, Digest of Technical Papers, pp. 110–111, 2005Google Scholar
  3. 32.
    M. Choe, K. Baek, M. Teshome, A 1.6GS/s 12b return-to-zero GaAs RF DAC for multiple nyquist operation. IEEE J. Solid-State Circ. 40(12), 2456–2468 (2005)Google Scholar
  4. 33.
    C.-H. Lin, K. Bult, A 10-b, 500-MSample/s CMOS DAC in 0.6 mm 2. IEEE J. Solid-State Circ. 33(12), 1948–1958 (1998)Google Scholar
  5. 35.
    A. Van den Bosch, M. Steyaert, W. Sansen; Static and Dynamic Performance Limitations for High Speed D/A Converters (Kluwer Academic Publishers, 2004). ISBN:1-4020-7761-0Google Scholar
  6. 41.
    A. Bugeja, Bang-Sup Song, P. Rakers, S. Gillig, A 14-b, 100-MS/s CMOS DAC designed for spectral performance. IEEE J. Solid-State Circ. 34(12), 1719–1732 (1999)Google Scholar
  7. 44.
    R. Schreier, G. Temes, Understanding Delta-Sigma Data Converters (Wiley, Hoboken, New Jersey, 2004). ISBN:0-471-46585-2Google Scholar
  8. 46.
    J. Wikner, Studies on CMOS Digital-to-Analog Converters, Ph.D. dissertation, University of Linkping, 2001Google Scholar
  9. 47.
    R. Adams, K.Q. Nguyen, K. Sweetland, A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling. IEEE J. Solid-State Circ. 33(12), 1871–1878 (1998)CrossRefGoogle Scholar
  10. 76.
    W. Schofield, D. Mercer, L.St. Onge, A 16b 400MS/s DAC with <  − 80dBc IMD to 300MHz and <  − 160dBm/Hz noise power spectral density. IEEE International Solid-State Circuits Conference 2003, Digest of Technical Papers, pp. 126–129, 2003Google Scholar
  11. 80.
    R. Baird, T. Fiez, Improved \(\Delta \Sigma \) DAC linearity using data weighted averaging, in Proceedings of the 1995 International Symposium on Circuits and Systems, vol. 1, pp. I–13 – I–16, 1995Google Scholar
  12. 82.
    M. Clara, A. Wiesbauer, W. Klatzer, Nonlinear distortion in current-steering D/A-converters due to asymmetrical switching errors, in Proceedings of the 2004 International Symposium on Circuits and Systems, vol. 1, pp. I–285 – I–288, 2004Google Scholar
  13. 90.
    T. Shui, R. Schreier, F. Hudson, Mismatch shaping for a current-mode multibit delta-sigma DAC. IEEE J. Solid-State Circ. 34(3), 331–338 (1999)CrossRefGoogle Scholar
  14. 92.
    Q. Huang, P.A. Francese, C. Martelli, J. Nielsen, A 200MS/s 14b 97mW DAC in 0.18μm CMOS. IEEE International Solid-State Circuits Conference 2004, Digest of Technical Papers, pp. 364–532, 2004Google Scholar
  15. 93.
    M. Clara, W. Klatzer, D. Gruber, A. Marak, B. Seger, W. Pribyl, A 1.5V 13bit 130–300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0. 13μm CMOS, in Proceedings of the 34th European Solid-State Circuits Conference, pp. 262–265, 2008Google Scholar
  16. 104.
    A. Bugeja, B.-S. Song, A Self-Trimming 14-b 100-MS/s CMOS DAC. IEEE J. Solid-State Circ. 34(12), 1841–1852 (2000)CrossRefGoogle Scholar
  17. 114.
    K. Falakshahi, C.-K. Yang, B. Wooley, A 14-bit, 10-Msamples/s D/A converter using multi-bit \(\Sigma \Delta \) modulation. IEEE J. Solid-State Circ. 34(5), 607–615 (1999)CrossRefGoogle Scholar
  18. 115.
    A. Van den Bosch, M. Steyaert, W. Sansen, SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters, in Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems ICECS’99, vol. 3, pp. 1193–1196, 1999Google Scholar
  19. 116.
    A. Hastings, The Art of Analog Layout (Prentice Hall, Upper Saddle River, NJ, 2001). ISBN:0-13-087061-7Google Scholar
  20. 117.
    A. Van den Bosch, M. Steyaert, W. Sansen, A 10-bit 1-GSample/s nyquist current-steering CMOS D/A converter. IEEE J. Solid-State Circ. 36(3), 315–324 (2001)CrossRefGoogle Scholar
  21. 118.
    J. De Maeyer, P. Rombouts, L. Weyten, Addressing static and dynamic errors in bandpass unit element multibit DAC’s, in Proceedings of the 2004 International Symposium on Circuits and Systems, vol. 1, pp. I–345 – I–348, 2004Google Scholar
  22. 119.
    K.O. Andersson, J.J. Wikner, Characterization of a CMOS current-steering DAC using state-space models, in Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, vol. 2, pp. 668–671, 2000Google Scholar
  23. 120.
    K. Doris, D. Leenarts, A.H.M. van Roermund, Time non linearities in D/A converters, in Proceedings of European Conference on Circuit Theory and Design, ECCTD’01, vol. 3, pp. 353–357, 2001Google Scholar
  24. 121.
    M. Kosunen, Digital signal processing and digital-to-analog converters for wide-band transmitters, Ph.D. dissertation, Helsinki University of Technology, 2006Google Scholar
  25. 122.
    J.L. Gonzalez, E. Alarcon, Clock-jitter induced distortion in high speed CMOS switched-current segmented digital-to-analog converters, in Proceedings of the 2001 International Symposium on Circuits and Systems, vol. 1, pp. I–512 – I–515, 2001Google Scholar
  26. 123.
    L. Luh, J. Choma, J. Draper, A high-speed fully differential current switch. IEEE Trans. Circ. Syst. II: Analog Digital Signal Process. 47(4), 358–363 2000CrossRefGoogle Scholar
  27. 124.
    N. Ghittori, A. Vigna, P. Malcovati, S. D’ Amico, A. Baschirotto, 1.2V low-power multi-mode DAC+filter blocks for reconfigurable (WLAN/UMTS, WLAN/Bluetooth) transmitters. IEEE J. Solid-State Circ. 41(9), 1970–1982 (2006)Google Scholar
  28. 125.
    K. Doris, J. Briaire, D. Leenaerts, M. Vertregt, A.H.M. van Roermund, A 12b 500MS/s DAC with 70dB SFDR up to 120MHz in 0.18μm CMOS. IEEE International Solid-State Circuits Conference 2005, Digest of Technical Papers, pp. 116–117, 2005Google Scholar
  29. 126.
    B. Schafferer, R. Adams, A 3V CMOS 400mW 14b 1.4GS/s DAC for multi-carrier applications. IEEE International Solid-State Circuits Conference 2004, Digest of Technical Papers, 360–361, 2004Google Scholar
  30. 127.
    K. O’Sullivan, C. Gorman, M. Hennessy, V. Callaghan, A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm 2. IEEE J. Solid-State Circ. 39(7), 1064–1072 (2004)Google Scholar
  31. 128.
    C.-H. Lin, F.M.L. Van Der Goes, J.R. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, K. Bult, A 12 bit 2.9 GS/s DAC With IM3 <  − 60 dbc Beyond 1 GHz in 65 nm CMOS. IEEE J. Solid-State Circ. 44(12), 3285–3293 (2009)Google Scholar
  32. 129.
    S. Park, G. Kim, S. Park, W. Kim, A digital-to-analog converter based on differential-quad switching. IEEE J. Solid-State Circ. 37(10), 1335–1338 (2002)CrossRefGoogle Scholar
  33. 130.
    D. Mercer, A study of error sources in current steering digital-to-analog converters, in Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, pp. 185–190, 2004Google Scholar
  34. 131.
    Xue-Mei Gong, Digital signal processor with reduced pattern dependent noise, U.S. Patent 5,719,572, 17 Feb 1999Google Scholar
  35. 132.
    J. Hyde, T. Humes, C. Diorio, M. Thomas, M. Figueroa, A 300-MS/s 14-bit digital-to-analog converter in logic CMOS. IEEE J. Solid-State Circ. 38(5), 734–740 (2003)CrossRefGoogle Scholar
  36. 133.
    M. Clara, W. Klatzer, A. Wiesbauer, D. Straeussnigg, A 350MHz low-OSR \(\Sigma \Delta \) current-steering DAC with active termination in 0. 13μm CMOS. IEEE International Solid-State Circuits Conference 2005, Digest of Technical Papers, pp. 118–119, 2005Google Scholar
  37. 134.
    K. Poulton, R. Neff, A. Muto, W. Liu, A. Burstein, M. Heshami, A 4 Gsample/s 8b ADC in 0.35 μm CMOS. IEEE International Solid-State Circuits Conference 2002, Digest of Technical Papers, pp. 166–167, 2002Google Scholar
  38. 137.
    K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, G. van der Weide, A 480 mW 2.6 GS/s 10b time-interleaved ADC With 48.5 dB SNDR up to Nyquist. IEEE J. Solid-State Circ. 46(12), 2821–2833 (2011)Google Scholar
  39. 138.
    W.F. Ellersick, Data converters for high speed CMOS links, Ph.D. dissertation, Stanford University, 2001Google Scholar
  40. 139.
    K.C.-K. Yang, V. Stojanovic, S. Modjtahedi, M.A. Hororwitz, W.F. Ellersick, A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0. 25μm CMOS. IEEE J. Solid-State Circ. 36(11), 1684–1692, 2001Google Scholar
  41. 140.
    T. Rahkonen, Error correction techniques in high-speed A/D and D/A converters. Lecture Notes in Department of Electrical Engineering and Infotech Oulu, University of Oulu, 2001Google Scholar
  42. 141.
    M.O. Hawksford, Digital-to-analog converter with low intersample transition distortion and low sensitivity to sample jitter and transresistance amplifier slew rate. J. Audio Eng. Soc. 42(11), 901–917 (1994)Google Scholar
  43. 142.
    J. Steensgard-Madsen, High-performance data converters, Ph.D. dissertation;, Technical University of Denmark, Lyngby, 1999Google Scholar
  44. 143.
    I. Galton, Method and apparatus for cyclic return to zero techniques for digital to analog convertors, U.S. Patent 6,476,748, 5 Nov 2002Google Scholar
  45. 144.
    D. Domanin, U. Gatti, P. Malcovati, F. Maloberti, A multipath polyphase digital-to-analog converter for software radio transmission systems, in Proceedings of the 2000 International Symposium on Circuits and Systems, vol. 2, pp. II–361 – II–364, 2000Google Scholar
  46. 145.
    W. Black, D.A. Hodges, Time-interleaved converter arrays. IEEE J. Solid-State Circ. 15(6), 1022–1029 (1980)CrossRefGoogle Scholar
  47. 146.
    N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, K. Kobayashi, Explicit analysis of channel mismatch effects in time-interleaved ADC systems. IEEE Trans. Circ. Syst. I: Fundamental Theor. Appl. 48(3), 261–271 (2001)CrossRefGoogle Scholar
  48. 147.
    R. Khoini-Poorfard, L.B. Lim, D.A. Johns, Time-interleaved oversampling A/D converters: theory and practice. IEEE Trans. Circ. Syst. II: Analog Digital Signal Process. 44(8), 634–645 (1997)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Martin Clara
    • 1
  1. 1.LANTIQ-A GmbHVillachAustria

Personalised recommendations