Constructing Cluster of Simple FPGA Boards for Cryptologic Computations

Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7199)


In this paper, we propose an FPGA cluster infrastructure, which can be utilized in implementing cryptanalytic attacks and accelerating cryptographic operations. The cluster can be formed using simple and inexpensive, off-the-shelf FPGA boards featuring an FPGA device, local storage, CPLD, and network connection. Forming the cluster is simple and no effort for the hardware development is needed except for the hardware design for the actual computation. Using a softcore processor on FPGA, we are able to configure FPGA devices dynamically and change their configuration on the fly from a remote computer. The softcore on FPGA can execute relatively complicated programs for mundane tasks unworthy of FPGA resources. Finally, we propose and implement a fast and efficient dynamic configuration switch technique that is shown to be useful especially in cryptanalytic applications. Our infrastructure provides a cost-effective alternative for formerly proposed cryptanalytic engines based on FPGA devices.


Cluster Head Elliptic Curve Block Cipher Discrete Logarithm Problem FPGA Device 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Öksüzoglu, E., Savas, E.: Parametric, secure and compact implementation of rsa on fpga. In: Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 391–396. IEEE Computer Society, Washington, DC, USA (2008)CrossRefGoogle Scholar
  2. 2.
    Le Masle, A., Luk, W., Eldredge, J., Carver, K.: Parametric Encryption Hardware Design. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds.) ARC 2010. LNCS, vol. 5992, pp. 68–79. Springer, Heidelberg (2010), doi:10.1007/978-3-642-12133-39CrossRefGoogle Scholar
  3. 3.
    Kumar, S., Paar, C., Pelzl, J., Pfeiffer, G., Schimmler, M.: Copacobana a cost-optimized special-purpose hardware for code-breaking. In: FCCM, pp. 311–312. IEEE Computer Society (2006)Google Scholar
  4. 4.
    Güneysu, T., Paar, C., Pelzl, J.: Special-purpose hardware for solving the elliptic curve discrete logarithm problem. TRETS 1 (2008)Google Scholar
  5. 5.
    Güneysu, T., Paar, C., Pfeiffer, G., Schimmler, M.: Enhancing copacobana for advanced applications in cryptography and cryptanalysis. In: FPL, pp. 675–678. IEEE (2008)Google Scholar
  6. 6.
    Xilinx: MicroBlaze Soft Processor Core (2011),
  7. 7.
    Xilinx: Spartan-3E Starter Kit (2011),
  8. 8.
    Helion: High Performance AES (Rijndael) cores for Xilinx FPGA (2011),
  9. 9.
    Pollard, J.M.: Monte carlo methods for index computation (mod p). Mathematics of Computation 32, 918–924 (1978)MathSciNetzbMATHGoogle Scholar
  10. 10.
    Oorschot, P.C.V., Wiener, M.J.: Parallel collision search with cryptanalytic applications. Journal of Cryptology 12, 1–28 (1996)MathSciNetCrossRefzbMATHGoogle Scholar
  11. 11.
    Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J.B., Seurin, Y., Vikkelsoe, C.: PRESENT: An Ultra-Lightweight Block Cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450–466. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  12. 12.
    Joye, M., Tibouchi, M., Vergnaud, D.: Huff’s model for elliptic curves. Cryptology ePrint Archive, Report 2010/383 (2010),
  13. 13.
    Shoup, V.: NTL: a library for doing number theory (2011), (last accessed)

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  1. 1.Sabanci UniversityIstanbulTurkey

Personalised recommendations