A Case Study on Error Resilient Architectures for Wireless Communication

  • Christian Brehm
  • Matthias May
  • Christina Gimmler
  • Norbert Wehn
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7179)

Abstract

Reliability is the next big challenge if CMOS scaling will continue. To face this challenge, cross-layer approaches become mandatory. In this paper we present a dynamic error detection and correction flow for wireless communication. We demonstrate this flow on a flexible state-of-the-art decoder, i.e., an HSPA/LTE channel decoder. A profound analysis of the impact of timing and soft errors on the system behavior is presented. Dynamic techniques utilizing higher layers of communication systems to compensate these errors are proposed. This approach results in very low overhead for error resilience.

Keywords

Error resilience communication systems soft errors timing errors channel decoder 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Designing Chips without Guarantees. IEEE Design & Test of Computers 27(5), 60–67 (2010)Google Scholar
  2. 2.
    Abdallah, R.A., Shanbhag, N.R.: Error-Resilient Low-Power Viterbi Decoder Architectures. IEEE Transactions on Signal Processing 57(12), 4906–4917 (2009)MathSciNetCrossRefGoogle Scholar
  3. 3.
    Autran, J.L., Roche, P., Sauze, S., Gasiot, G., Munteanu, D., Loaiza, P., Zampaolo, M., Borel, J.: Altitude and underground real-time SER characterization of CMOS 65nm SRAM. In: Proc. European Conf. Radiation and Its Effects Components and Systems (RADECS), pp. 519–524 (2008)Google Scholar
  4. 4.
    Borkar, S.: Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6), 10–16 (2005)CrossRefGoogle Scholar
  5. 5.
    Breuer, M.A.: Multi-media applications and imprecise computation. In: Proc. 8th Euromicro Conference on Digital System Design, pp. 2–7 (August-September 2005)Google Scholar
  6. 6.
    Chippa, V.K., Mohapatra, D., Raghunathan, A., Roy, K., Chakradhar, S.T.: Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency. In: Proc. 47th ACM/IEEE Design Automation Conf. (DAC), pp. 555–560 (2010)Google Scholar
  7. 7.
    Clermidy, F., Bernard, C., Lemaire, R., Martin, J., Miro-Panades, I., Thonnart, Y., Vivet, P., Wehn, N.: A 477mW NoC-Based Digital Baseband for MIMO 4G SDR. In: Proc. IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2010, San Francisco, USA, vol. 53, pp. 278–279 (February 2010)Google Scholar
  8. 8.
    Das, S., Tokunaga, C., Pant, S., Ma, W.H., Kalaiselvan, S., Lai, K., Bull, D.M., Blaauw, D.T.: RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance. IEEE Journal of Solid-State Circuits 44(1), 32–48 (2009)CrossRefGoogle Scholar
  9. 9.
    Dixit, A., Wood, A.: The impact of new technology on soft error rates. In: Proc. IEEE Int. Reliability Physics Symp., IRPS (2011)Google Scholar
  10. 10.
    Dubey, P.: Recognition, Mining and Synthesis Moves Computers to the Era of Tera. Technology@Intel Magazine, 1–8 (February 2005)Google Scholar
  11. 11.
    Eltawil, A.M., Kurdahi, F.J.: System Redundancy; A Means of Improving Process Variation Yield Degradation in Memory Arrays. In: Proc. International Symposium on VLSI Design, Automation and Test, pp. 1–4 (April 2006)Google Scholar
  12. 12.
    Gimmler, C., Lehnigk-Emden, T., Wehn, N.: Low-Complexity Iteration Control for MIMO-BICM Systems. In: Proc. IEEE 21st International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2010, Istanbul, Turkey (2010)Google Scholar
  13. 13.
    Hussien, A.M.A., Khairy, M.S., Khajeh, A., Amiri, K., Eltawil, A.M., Kurdahi, F.J.: A combined channel and hardware noise resilient Viterbi decoder. In: Proc. Conf. Signals, Systems and Computers (ASILOMAR) Record of the Forty Fourth Asilomar Conf., pp. 395–399 (2010)Google Scholar
  14. 14.
    Khajeh, A., Kim, M., Dutt, N., Eltawil, A.M., Kurdahi, F.J.: Cross-layer co-exploration of exploiting error resilience for video over wireless applications. In: Proc. IEEE/ACM/IFIP Workshop Embedded Systems for Real-Time Multimedia, ESTImedia 2008, pp. 13–18 (2008)Google Scholar
  15. 15.
    Leem, L., Cho, H., Bau, J., Jacobson, Q.A., Mitra, S.: ERSA: Error Resilient System Architecture for probabilistic applications. In: Proc. Design, Automation & Test in Europe Conf. & Exhibition (DATE), pp. 1560–1565 (2010)Google Scholar
  16. 16.
    Lehnigk-Emden, T., Alles, M., Brack, T., Wehn, N.: Simulation Acceleration in Wireless Baseband Processing. In: Processor and System-on-Chip Simulation, pp. 309–324. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  17. 17.
    Liu, Y., Zhang, T., Hu, J.: Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17(3), 439–443 (2009)CrossRefGoogle Scholar
  18. 18.
    May, M., Alles, M., Wehn, N.: A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder. In: Proc. Design, Automation and Test in Europe, DATE 2008, Munich, Germany, pp. 456–461 (March 2008)Google Scholar
  19. 19.
    May, M., Wehn, N., Bouajila, A., Zeppenfeld, J., Stechele, W., Herkersdorf, A., Ziener, D., Teich, J.: A Rapid Prototyping System for Error-Resilient Multi-Processor Systems-on-Chip. In: Proc. Design, Automation and Test in Europe (DATE 2010), pp. 375–380 (March 2010)Google Scholar
  20. 20.
    Mitra, S., Brelsford, K., Kim, Y.M., Lee, H.H.K., Li, Y.: Robust System Design to Overcome CMOS Reliability Challenges. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 1(1), 30–41 (2011)CrossRefGoogle Scholar
  21. 21.
    Mohapatra, D., Karakonstantis, G., Roy, K.: Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator. In: Proceedings of the 14th ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED 2009, pp. 195–200. ACM, New York (2009), http://doi.acm.org/10.1145/1594233.1594282 Google Scholar
  22. 22.
    Palem, K.V.: Energy aware computing through probabilistic switching: a study of limits. IEEE Transactions on Computers 54(9), 1123–1137 (2005)CrossRefGoogle Scholar
  23. 23.
    Shanbhag, N.R., Abdallah, R.A., Kumar, R., Jones, D.L.: Stochastic computation. In: Proc. 47th ACM/IEEE Design Automation Conf. (DAC), pp. 859–864 (2010)Google Scholar
  24. 24.
    Shannon, C.E.: A Mathematical Theory of Communication. Bell System Technical Journal 27, 379–423, 623–656 (1948), http://cm.bell-labs.com/cm/ms/what/shannonday/paper.html MathSciNetCrossRefMATHGoogle Scholar
  25. 25.
    Vogt, T., Wehn, N.: A Reconfigurable ASIP for Convolutional and Turbo Decoding in a SDR Environment. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16, 1309–1320 (2008)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Christian Brehm
    • 1
  • Matthias May
    • 1
  • Christina Gimmler
    • 1
  • Norbert Wehn
    • 1
  1. 1.Microelectronic Systems Design Research GroupUniversity of KaiserslauternKaiserslauternGermany

Personalised recommendations