Proposal of New Systolic Architecture for Mathematical Morphology Algorithms

Part of the Studies in Computational Intelligence book series (SCI, volume 401)

Abstract

This paper is devoted to the problem of designing an optimal systolic array for morphological processing. The paper gives the proposal of the new systolic architecture with the examples of using new features.

Keywords

Systolic Array Mathematical Morphology Morphological Operation Systolic Architecture Erosion Operation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Jain, A.K.: Fundamentals of digital image processing. University of California (1989)Google Scholar
  2. 2.
    Kung, H.T., Leiserson, C.E.: Systolic Arrays for (VLSI). In: Proc. Sparse Matrix Symp. SIAM (1978)Google Scholar
  3. 3.
    Kung, S.Y.: VLSI Array Processors. Prentice-Hall Int., Inc. (1988)Google Scholar
  4. 4.
    Lichy, K., Lipowska-Nadolska, E.: Morphological operations on binary pictures using systolic array Systola 1024. In: Conference ZKwE 2004 (April 2004)Google Scholar
  5. 5.
    Lichy, K., Lipowska-Nadolska, E.: Systolic implementation of morphological processing – theory and applications. In: XXVII International Conference IC-SPETO 2004, Gliwice-Niedzica (2004)Google Scholar
  6. 6.
    Lipowska-Nadolska, E., Morawski, M.: Systolic arrays. Akademicka Oficyna Wydawnicza PLJ (1999)Google Scholar
  7. 7.
    Malina, W., Ablameyko, S., Pawlak, W.: Fundamentals of digital picture processing. Akademicka Oficyna Wydawnicza Exit, Warszawa (2002)Google Scholar
  8. 8.
    Nieniewski, M.: Mathematical morphology in picture processing. Akademicka Oficyna Wydawnicza PLJ (1998)Google Scholar
  9. 9.
    The ISATEC Parallel Computer Systola 1024 Documentation, ISATEC Soft- und Hardware GmbHGoogle Scholar
  10. 10.
    Lipowska-Nadolska, E., Kwapisz, M., Lichy, K.: Systoliczne przetwarzanie sygnałów cyfrowych. Exit Warszawa (2007)Google Scholar
  11. 11.
    Polanowski, P., Jung, J., Kiełbik, R., Napieralski, A., Lichy, K.: Od algorytmu dynamicznej cieczy sieciowej do dedykowanego komputera równoległego. Przegląd elektrotechniczny (November 2008)Google Scholar
  12. 12.
    Bertil, S., Schimmler, M., Heiko, S.: A programmable systolic device for image processing based on mathematical morphology. Computers and Artificial Intelligence 13 (1995)Google Scholar
  13. 13.
    Qian, K., Lu, X.: An algebraic approach for morphological operations on 2D and 3D image. Pattern Recognition (2008)Google Scholar
  14. 14.
    Diamantaras, K.I., Kung, S.Y.: A Linear Systolic Array for Real-Time Morphological Image Processing. Journal of VLSI Signal Processing 17(1) (September 1997)Google Scholar
  15. 15.
    Fejes, S., Vajda, F.: A data-driven alghorithm and systolic architecture for image morphology, http://umd.edu/~fejes/papers/icip94.ps.gz
  16. 16.
    Serra, J.: Image analysis and mathematical morphology, vol. 1. Academic Press, London (1988)Google Scholar
  17. 17.
    Yen, D.W.I., Kulkarni, A.V.: Systolic processing and an implementation for signal and image processing. IEEE Transations Comput. 31(10) (1982)Google Scholar
  18. 18.
    Zabrodzki, J.(red.): Grafika komputerowa. Metody i narzędzia, WNT (1994)Google Scholar
  19. 19.
    Zmuda, M.A., Tambourino, L.A., Rizki, M.M.: Efficient software techniques for morphological image processing with desktop computers. In: Proceedings of SPIE Conference (April 1991)Google Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  1. 1.Institute of Information TechnologyTechnical University of ŁódźLodzPoland

Personalised recommendations