Matrix Multiplication Parallelization on a Many-Core Platform

  • Pollawat Thanarungroj
  • Chen Liu
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 133)

Abstract

This paper introduces an approach to analyze the power and energy consumption of a many-core system. The investigation has been done by using the Intel SCC system as an experimental platform. The approach is to collect the time and power profiling of an executing application on the Intel SCC system. And then, we find the total energy consumed for the entire execution. We studied the effects of power and energy consumption in many-core systems by varying different hardware configuration parameters such as number of cores, clock frequency and voltage level. Thus, the many-core system can be explored for its scalability, fitness in operational cost and performance.

Keywords

Matrix Multiplication Power Measurement Total Execution Time Average Power Consumption Root Core 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: Maximizing on-chip parallelism. In: Proceedings of 22nd Annual International Symposium on Computer Architecture, June 22-24, pp. 392–403 (1995) Google Scholar
  2. 2.
    Eggers, S.J., Emer, J.S., Leby, H.M., Lo, J.L., Stamm, R.L., Tullsen, D.M.: Simultaneous multithreading: a platform for next-generation processors. IEEE Micro. 17(5), 12–19 (1997)CrossRefGoogle Scholar
  3. 3.
    Lance, H., Basem, N.A., Kunle, O.: A Single-Chip Multiprocessor. IEEE Computer 30(9), 79–85 (1997)CrossRefGoogle Scholar
  4. 4.
    Flynn, M.J., Hung, P., Rudd, K.W.: Deep submicron microprocessor design issues. IEEE Micro. 19(4), 11–22 (1999)CrossRefGoogle Scholar
  5. 5.
    Flynn, M.J., Hung, P.: Microprocessor design issues: thoughts on the road ahead. IEEE Micro. 25(3), 16–31 (2005)CrossRefGoogle Scholar
  6. 6.
    Mattson, T.G., Van der Wijngaart, R.F., Riepen, M., Lehnig, T., Brett, P., Haas, W., Kennedy, P., Howard, J., Vangal, S., Borkar, N., Ruhl, G., Dighe, S.: The 48-core SCC Processor: the Programmer’s View. In: 2010 International Conference for High Performance Computing, Networking, Storage and Analysis (SC), pp. 1–11, 13–19 (November 2010) Google Scholar
  7. 7.
    Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V., Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., Van Der Wijngaart, R., Mattson, T.: A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In: 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 108–109, 7–11 (February 2010) Google Scholar
  8. 8.
    Intel Labs, SCC Platform Overview. Intel Many-core Applications Research Community, Revision 0.75 (September 2010) Google Scholar
  9. 9.
    Jim, H.: Single-Chip Cloud Computer. In: Intel Labs Single-chip Cloud Computer Symposium (February 2010) Google Scholar
  10. 10.
    Salihundam, P., et al.: A 2 Tb/s 6 4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS. IEEE Journal of Solid-State Circuits 46(4), 757 (2011)CrossRefGoogle Scholar
  11. 11.
  12. 12.
  13. 13.
    Snir, M., Otto, S., Huss-Lederman, S., Walker, D., Dongarra, J.: MPI: The Complete Reference. MIT Press (1996) Google Scholar
  14. 14.
    Van der Wijngaart, R.F., Mattson, T.G., Haas, W.: Light-weight communications on Intel’s single-chip cloud computer processor. SIGOPS Oper. Syst. Rev. 45(1), 73–83 (2011)CrossRefGoogle Scholar
  15. 15.
    Tim, M., van der Rob, W.: RCCE: a Small Library for Many-Core Communication. Intel Many-core Applications Research Community, document version 0.75 (September 2010) Google Scholar
  16. 16.
    Naffziger, S.: High-Performance Processors in a Power-Limited World. In: VLSI Circuits, 2006 Symposium on Digest of Technical Papers, pp. 93–97 (2006)Google Scholar
  17. 17.
    Krste, A., et al.: The Lanscape of Parallel Computing Research: A View from Berkeley, EECS techinical report (December 2006)Google Scholar
  18. 18.
    Brey, B.B.: The Intel Microprocessors 8086/8088, 80186/80188, 80286, 80386, 80486, Pentium and Pentuim Pro Processor: Architecture, Programming and Interfacing, 4th edn., ISBN: 81-203-1220-1 Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Pollawat Thanarungroj
    • 1
  • Chen Liu
    • 1
  1. 1.Department of Electrical and Computer EngineeringFlorida International University MiamiUSA

Personalised recommendations