Key Techniques of Class D Audio Power Amplifier

  • Fei Zhao
  • Yong Xu
  • Cheng Hu
  • Yuanliang Wu
  • Limei Ma
Chapter
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 128)

Abstract

A class D audio power amplifier is presented. It is composed with full-bridge structure and a closed-loop pulse width modulation. It achieves a maxim efficiency of 94% when output power is 3W. When sine wave input signal frequency is 1KHz and output power is 3W, the THD of output signal is 0.1%.

Keywords

Power Amplifier Pulse Width Modulation Total Harmonic Distortion Input Stage Power Stage 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Leigh, S.P., Mellor, P.H., Cheetham, B.M.G.: Distortion Analysis and Reduction in a Completely Digital PWM Class D Power Amplifier. Inter. J. of Modeling and Simulation 14(2), 59–75 (1994)Google Scholar
  2. [2]
    Allen, P.E., Holberg, D.R.: CMOS Analog Circuit Design, ch. 7, 2nd edn. Oxford University Press, Inc., U.S.A (2002)Google Scholar
  3. [3]
    Lorenzo, M.A.G., Manzano, A.A.S.: Design and Implementation of CMOS Rail-to-Rail Operational Amplifiers. In: International Symposium on Communications and Information Technologies (ISCIT 2007), pp. 61–66 (2007)Google Scholar
  4. [4]
    Lindfors, S., Ismail, M., Halonen, K., et al.: Constant-gm Rail-to-Rail CMOS Input Stages with Improved Robustness. In: IEEE International Sympostum on Circuits and Systems, Hong Kong, June 9-12, pp. 1956–1959 (1997)Google Scholar
  5. [5]
    Zhaofei, Xuyongbin, Xuyong, et al.: Design of PLL-based Synchronous PWM Oscillator in Class-D Power Amplifier. In: 2009 2nd International Congress on Image and Signal Processing, pp. 3634–3637 (2009)Google Scholar
  6. [6]
    Morrow, P., Gaalaas, E., McCarthy, O.: A 20 Watt Stereo Class-D Audio Output Power Stage in 0.6μm BCDMOS Technology. IEEE J. Solid-State Circuits 39 (November 2004)Google Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  • Fei Zhao
    • 1
  • Yong Xu
    • 2
  • Cheng Hu
    • 2
  • Yuanliang Wu
    • 2
  • Limei Ma
    • 2
  1. 1.Institute of Command AutomationPLA University of Science and TechnologyNanjingChina
  2. 2.College of SciencesPLA University of Science and TechnologyNanjingChina

Personalised recommendations