Realization of Filter Bank Based on FPGA

Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 127)


The principle of filter bank is introduced briefly, then the realization methods based on FPGA are presented in detailed. By parallel-to-serial conversion, realization structures of FIR and FFT which can save multiplier resource are proposed. The realization structure of rounding towards nearest integer is also put forward. These measures guarantee the realizability of filter bank in single FPGA chip.


Field Programmable Gate Array Filter Bank Twiddle Factor Minus Infinity Spurious Component 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Li, B.: The research of channelized technology in software defined radio. The PLA Information engineering university Information engineering School, Zhenzhou (2007)Google Scholar
  2. 2.
    Xu, H., Lu, W., Andreas, A.: Efficient iterative design method for cosine-modulated QMF banks. J. IEEE Trans. SP 44(7), 1657–1668 (1996)CrossRefGoogle Scholar
  3. 3.
    Zahirniak, D.R., Sharpin, D.L., Fields, T.W.: A hardware efficient, multirate, digital channelized receiver architecture. J. IEEE Transactions on Aerospace and Electronic Systems 34(1), 137–152 (1998)CrossRefGoogle Scholar
  4. 4.
    Zhang, Q.: Research and realization of wide band digital receiver. Beijing Institute of Technology Information and Electronics School, Beijing (2005)Google Scholar
  5. 5.
    Cheng, P.: Digital signal processing, p. 167. Tsinghua press (2004)Google Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  • Sun GuoYing
    • 1
  • Li YunJie
    • 1
  • Gao MeiGuo
    • 1
  • Hu GuangLi
    • 1
  1. 1.Beijing Institute of TechnologyBeijingChina

Personalised recommendations