Parallel Serpent under MorphoSys

  • Hassan DiabEmail author
  • May Itani
  • Issam Damaj
  • Safaa Kasbah
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 127)


The use of cryptographic algorithms within critical applications, such as banking and military, requires efficient hardware implementations. With the emergence of reconfigurable computing architectures, such modern and capable systems became the target of many applications including cryptography. This paper presents parallel reconfigurable hardware implementations of the Serpent (AES Finalist) cryptographic algorithm. Currently, Serpent is well known to be a simple but very strong encryption algorithm. The used system is the MorphoSys dynamically reconfigurable computer.Different designs for the Serpent corresponding to different degrees of parallelism are presented.Moreover, implementation, realization, and performance analysis and evaluation of the mapped designs are included. The Serpent algorithm is shown to have increased performance when mapped on MorphoSys.


Hardware Implementation Block Cipher Advance Encryption Standard Cryptographic Algorithm Frame Buffer 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Anderson, R., Biham, E., Knudsen, L.: Serpent: A Flexible Block Cipher With Maximum Assurance. In: The First Advanced Encryption Standard Candidate Conference (1998)Google Scholar
  2. 2.
    Anderson, R., Biham, E., Knudsen, L.: Serpent: A Proposal for the Advanced Encryption Standard (1998)Google Scholar
  3. 3.
    Anderson, R., Biham, E., Knudsen, L.: The Case for Serpent (2000)Google Scholar
  4. 4.
    Biham, E., Anderson, R., Knudsen, L.R.: Serpent: A New Block Cipher Proposal. In: Vaudenay, S. (ed.) FSE 1998. LNCS, vol. 1372, pp. 222–238. Springer, Heidelberg (1998)CrossRefGoogle Scholar
  5. 5.
    Bora, P., Czajka, T.: Implementation of the Serpent Algorithm using Altera FPGA Devices. Public Comments on AES Candidate Algorithms - Round 2 (2000)Google Scholar
  6. 6.
    Compton, K., Hauck, S.: Reconfigurable Computing: A Survey of Systems and Software (2000)Google Scholar
  7. 7.
    Damaj, I.: Parallel Algorithms Development for Programmable Devices with Application from Cryptography. International Journal of Parallel Programming 35(6), 529–572 (2007)zbMATHCrossRefGoogle Scholar
  8. 8.
    Damaj, I.: Graphics Algorithms under High Performance Reconfigurable Systems. International Journal of Computer Research 16(2/3) (2008)Google Scholar
  9. 9.
    Damaj, I., Diab, H.: Performance Analysis of Extended Vector-Scalar Operations Using Reconfigurable Computing. In: ACS/IEEE International Conference of Computer Systems and Applications, Beirut, Lebanon, pp. 227–231 (2001)Google Scholar
  10. 10.
    Damaj, I., Itani, M., Diab, H.: Serpent Cryptography on Static and Dynamic Reconfigurable Hardware. In: International Conference on Computer Systems and Applications, pp. 161–165. ACS/IEEE, Dubai/ Sharjah (2006)Google Scholar
  11. 11.
    Gladman, B.: C implementation of serpent. Serpent C code (2000)Google Scholar
  12. 12.
    Henriquez, A., Saqib, F., Diaz-Perez, N.: 4.2 Gbit/s single-chip FPGA implementation of AES algorithm. Electronics Letters 39(15), 1115–1116 (2003)CrossRefGoogle Scholar
  13. 13.
    Jing, M., Hsu, C., Truong, T., Chen, Y., Chang, Y.: The diversity study of AES on FPGA application. In: Proceedings of the IEEE International Conference on Field-Programmable Technology, pp. 390–393. IEEE (2002)Google Scholar
  14. 14.
    Journot, V.: Evaluation of Serpent, one of the AES finalists on 8-bit microcontrollers. In: Proceedings of the Third AES Candidate Conference (2000)Google Scholar
  15. 15.
    Lázaro, J., Astarloa, A., Arias, J.R., Bidarte, U., Cuadrado, C.: High Throughput Serpent Encryption Implementation. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 996–1000. Springer, Heidelberg (2004)CrossRefGoogle Scholar
  16. 16.
    Lee, M., Singh, H., Lu, G., Bagherzadeh, N., Kurdahi, F., Kurdahi, J.: Design and Implementation of the MorphoSys Reconfigurable Computing Processor. Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology (2000)Google Scholar
  17. 17.
    Li, Y., Callahan, T., Darnell, E., Harr, R., Kurkure, U., Stockwood, J.: Hardware-Software Co-Design of Embedded Reconfigurable Architectures (2000)Google Scholar
  18. 18.
    Majzoub, S., Diab, H.: Mapping and Performance Analysis of Lookup Table Implementations on Reconfigurable Platform. In: ACS/IEEE International Conference on Computer Systems and Applications, pp. 513–520 (2007), doi:
  19. 19.
    Paar, A., Paar, C.: An FPGA Implementation and Performance Evaluation of the Serpent Block Cipher. In: Eighth ACM International Symposium on Field-Programmable Gate Arrays, pp. 33–40 (2000)Google Scholar
  20. 20.
    Singh, H., Lee, M., Lu, G., Kurdahi, F., Bagherzadeh, N., Filho, E.: Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers 49, 465–481 (2000)CrossRefGoogle Scholar
  21. 21.
    Yip, A., Chetwynd, W., Paar, B.: An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9(4), 545–557 (2001)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag GmbH Berlin Heidelberg 2012

Authors and Affiliations

  • Hassan Diab
    • 1
    Email author
  • May Itani
    • 1
  • Issam Damaj
    • 2
  • Safaa Kasbah
    • 3
  1. 1.American University of BeirutBeirutLebanon
  2. 2.American University of KuwaitSalmiyaKuwait
  3. 3.Lebanese American UniversityBeirutLebanon

Personalised recommendations