Architecture of an Adaptive Test System Built on FPGAs

  • Jörg Sachße
  • Heinz-Dietrich Wuttke
  • Steffen Ostendorff
  • Jorge H. Meza Escobar
Conference paper

DOI: 10.1007/978-3-642-19137-4_8

Part of the Lecture Notes in Computer Science book series (LNCS, volume 6566)
Cite this paper as:
Sachße J., Wuttke HD., Ostendorff S., Meza Escobar J.H. (2011) Architecture of an Adaptive Test System Built on FPGAs. In: Berekovic M., Fornaciari W., Brinkschulte U., Silvano C. (eds) Architecture of Computing Systems - ARCS 2011. ARCS 2011. Lecture Notes in Computer Science, vol 6566. Springer, Berlin, Heidelberg

Abstract

This paper describes an FPGA based test system, designed to improve current board level test methods such as boundary scan. The design of the system architecture is based on a layer concept that provides important advantages for its flexibility. This makes it possible to reconfigure and automatically generate the test system determined by the board’s properties and the specific test algorithms. The principal system components are a soft-processor equipped with debug and communication functions, and co-processing units built from component models. The system architecture and its relation to the layer concept are presented, mentioning basic properties such as FPGA vendor independency and JTAG compatibility.

Keywords

adaptive test systems reconfigurable hardware and software automatic system generation soft-processor field programmable gate arrays 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Jörg Sachße
    • 1
  • Heinz-Dietrich Wuttke
    • 1
  • Steffen Ostendorff
    • 1
  • Jorge H. Meza Escobar
    • 1
  1. 1.Integrated Communication Systems GroupIlmenau University of TechnologyIlmenauGermany

Personalised recommendations