A Novel Hardware Architecture for Rapid Object Detection Based on Adaboost Algorithm

  • Tinghui Wang
  • Feng Zhao
  • Jiang Wan
  • Yongxin Zhu
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6455)


This paper proposed a novel hardware architecture for rapid object detection based on Adaboost learning algorithm with Haar-like features as weak classifiers. A 24x24 pipelined integral image array is introduced to reduce calculation time and eliminate the problem of the huge hardware resource consumption in integral image calculation and storage. An expansion of the integral image array is also proposed to increase the parallelism at a low cost of hardware resource consumption. These methods resulted in an optimized detection process. We further implemented the process on Xilinx XUP Virtex II Pro FPGA board, and achieved an accuracy of 91.3%, and a speed of 80 fps at clock rate of 100 MHz, for 352x288 CIF image.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Yang, M., Kriegman, D., Ahuja, N.: Detecting faces in images: A survey. IEEE Transactions on Pattern Analysis and Machine Intelligence (PAMI) 24, 34–58 (2002)CrossRefGoogle Scholar
  2. 2.
    Viola, P., Jones, M.: Rapid object detection using a boosted cascade of simple features. In: Proceedings of the 2001 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, CVPR 2001, vol. 1, pp. I-511–I-518 (2001)Google Scholar
  3. 3.
    Viola, P., Jones, M.: Robust real-time face detection. International Journal of Computer Vision 57, 137–154 (2004)CrossRefGoogle Scholar
  4. 4.
    Hiromoto, M., Sugano, H., Miyamoto, R.: Partially parallel architecture for adaboost-based detection with haar-like features. IEEE Trans. Circuits Syst. Video Techn. 19, 41–52 (2009)CrossRefGoogle Scholar
  5. 5.
    Theocharides, T., Vijaykrishnan, N., Irwin, M.: A parallel architecture for hardware face detection. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 452–453. IEEE Computer Society, Los Alamitos (2006)Google Scholar
  6. 6.
    Lai, H.-C., Savvides, M., Chen, T.: Proposed fpga hardware architecture for high frame rate (?100 fps) face detection using feature cascade classifiers. In: First IEEE International Conference on Biometrics: Theory, Applications, and Systems (BTAS 2007), pp. 1–6 (2007)Google Scholar
  7. 7.
    Hefenbrock, D., Oberg, J., Thanh, N.T.N., Kastner, R., Baden, S.B.: Accelerating viola-jones face detection to fpga-level using gpus. In: Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 11–18 (2010)Google Scholar
  8. 8.
    Wei, Y., Bing, X., Chareonsak, C.: Fpga implementation of adaboost algorithm for detection of face biometrics. In: IEEE International Workshop on Biomedical Circuits and Systems (BIOCAS), pp. S1/6–17–20 (2005)Google Scholar
  9. 9.
    Cho, J., Benson, B., Mirzaei, S., Kastner, R.: Parallelized architecture of multiple classifiers for face detection. In: IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp. 75–82 (2009)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  • Tinghui Wang
    • 1
  • Feng Zhao
    • 1
  • Jiang Wan
    • 1
  • Yongxin Zhu
    • 2
  1. 1.Digilent Electronic Technology Co. Ltd.Taiwan
  2. 2.Shanghai Jiaotong UniversityChina

Personalised recommendations