Robustness Analysis of Watermark Verification Techniques for FPGA Netlist Cores

  • Daniel Ziener
  • Moritz Schmid
  • Jürgen Teich
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 78)

Abstract

In this paper we analyze the robustness of watermarking techniques for FPGA IP cores against attacks. Unlike most existing watermarking techniques, the focus of our techniques lies on ease of verification, even if the protected cores are embedded into a product. Moreover, we have concentrated on higher abstraction levels for embedding the watermark, particularly at the logic level, where IP cores are distributed as netlist cores. With the presented watermarking methods, it is possible to watermark IP cores at the logic level and identify them with a high likelihood and in a reproducible way in a purchased product from a company that is suspected to have committed IP fraud. For robustness analysis we enhanced a theoretical watermarking model, originally introduced for multimedia watermarking. Finally, two exemplary watermarking techniques for netlist cores using different verification strategies are described and the robustness against attacks is analyzed.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Abdel-Hamid, A.T., Tahar, S., Aboulhamid, E.M.: A Survey on IP Watermarking Techniques. Design Automation for Embedded Systems 9(3), 211–227 (2004)CrossRefGoogle Scholar
  2. 2.
    Adelsbach, A., Rohe, M., Sadeghi, A.-R.: Overcoming the Obstacles of Zero-knowledge Watermark Detection. In: Proceedings of the 2004 Workshop on Multimedia and Security MM&Sec 2004, pp. 46–55. ACM, New York (2004)CrossRefGoogle Scholar
  3. 3.
    Agrawal, D., Archambeault, B., Rao, J.R., Rohatgi, P.: The EM Side-Channel(s). In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 29–45. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  4. 4.
    Bai, F., Gao, Z., Xu, Y., Cai, X.: A Watermarking Technique for Hard IP Protection in Full-custom IC Design. In: International Conference on Communications, Circuits and Systems (ICCCAS 2007), pp. 1177–1180 (2007)Google Scholar
  5. 5.
    Boney, L., Tewfik, A.H., Hamdy, K.N.: Digital Watermarks for Audio Signals. In: International Conference on Multimedia Computing and Systems, pp. 473–480 (1996)Google Scholar
  6. 6.
    Diffie, W., Hellman, M.E.: New Directions in Cryptography. IEEE Transactions on Information Theory 22(6), 644–654 (1976)MATHCrossRefMathSciNetGoogle Scholar
  7. 7.
    Drimer, S.: Security for Volatile FPGAs (November 2009)Google Scholar
  8. 8.
    Fan, Y.C., Tsao, H.W.: Watermarking for Intellectual Property Protection. Electronics Letters 39(18), 1316–1318 (2003)CrossRefGoogle Scholar
  9. 9.
    Kahng, A.B., Lach, J., Mangione-Smith, W.H., Mantik, S., Markov, I.L., Potkonjak, M.M., Tucker, P.A., Wang, H., Wolfe, G.: Constraint-Based Watermarking Techniques for Design IP Protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20(10), 1236–1252 (2001)CrossRefGoogle Scholar
  10. 10.
    Kahng, A.B., Mantik, S., Markov, I.L., Potkonjak, M.M., Tucker, P.A., Wang, H., Wolfe, G.: Robust IP Watermarking Methodologies for Physical Design. In: Proceedings of the 35th Annual Design Automation Conference DAC 1998, pp. 782–787. ACM, New York (1998)CrossRefGoogle Scholar
  11. 11.
    Kean, T., McLaren, D., Marsh, C.: Verifying the Authenticity of Chip Designs with the DesignTag System. In: Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust HOST 2008, Washington, DC, USA, pp. 59–64. IEEE Computer Society, Los Alamitos (2008)CrossRefGoogle Scholar
  12. 12.
    Kirovski, D., Hwang, Y.-Y., Potkonjak, M., Cong, J.: Intellectual Property Protection by Watermarking Combinational Logic Synthesis Solutions. In: Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design ICCAD 1998, pp. 194–198. ACM, New York (1998)CrossRefGoogle Scholar
  13. 13.
    Kirovski, D., Potkonjak, M.: Intellectual Property Protection Using Watermarking Partial Scan Chains For Sequential Logic Test Generation. In: Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design ICCAD 1998 (1998)Google Scholar
  14. 14.
    Kocher, P.C., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388–397. Springer, Heidelberg (1999)Google Scholar
  15. 15.
    Lach, J., Mangione-Smith, W.H., Potkonjak, M.: Signature Hiding Techniques for FPGA Intellectual Property Protection. In: Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design ICCAD 1998, pp. 186–189. ACM, New York (1998)CrossRefGoogle Scholar
  16. 16.
    Li, Q., Chang, E.-C.: Zero-knowledge Watermark Detection Resistant to Ambiguity Attacks. In: Proceedings of the 8th Workshop on Multimedia and Security MMSec 2006, pp. 158–163. ACM, New York (2006)CrossRefGoogle Scholar
  17. 17.
    Li, Q., Memon, N., Sencar, H.T.: Security Issues in Watermarking Applications – A Deeper Look. In: Proceedings of the 4th ACM International Workshop on Contents Protection and Security MCPS 2006, pp. 23–28. ACM, New York (2006)CrossRefGoogle Scholar
  18. 18.
    Rivest, R.L., Shamir, A., Adleman, L.M.: A Method for Obtaining Digital Signatures and Public-key Cryptosystems. Communications of the ACM 21(2), 120–126 (1978)MATHCrossRefMathSciNetGoogle Scholar
  19. 19.
    Saha, D., Sur-Kolay, S.: Fast Robust Intellectual Property Protection for VLSI Physical Design. In: Proceedings of the 10th International Conference on Information Technology ICIT 2007, Washington, DC, USA, pp. 1–6. IEEE Computer Society, Los Alamitos (2007)CrossRefGoogle Scholar
  20. 20.
    Schmid, M., Ziener, D., Teich, J.: Netlist-Level IP Protection by Watermarking for LUT-Based FPGAs. In: Proceedings of IEEE International Conference on Field-Programmable Technology (FPT 2008), Taipei, Taiwan, pp. 209–216 (December 2008)Google Scholar
  21. 21.
    Xilinx Inc. JBits 3.0 SDK for Virtex-II, http://www.xilinx.com/labs/projects/jbits/
  22. 22.
    Ziener, D., Aßmus, S., Teich, J.: Identifying FPGA IP-Cores based on Lookup Table Content Analysis. In: Proceedings of 16th International Conference on Field Programmable Logic and Applications (FPL 2006), Madrid, Spain, pp. 481–486 (August 2006)Google Scholar
  23. 23.
    Ziener, D., Baueregger, F., Teich, J.: Multiplexing Methods for Power Watermarking. In: Proceedings of the IEEE Int. Symposium on Hardware-Oriented Security and Trust (HOST 2010), Anaheim, USA (June 2010)Google Scholar
  24. 24.
    Ziener, D., Baueregger, F., Teich, J.: Using the Power Side Channel of FPGAs for Communication. In: Proceedings of the 18th Annual International IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2010), pp. 237–244 (May 2010)Google Scholar
  25. 25.
    Ziener, D., Teich, J.: Evaluation of Watermarking Methods for FPGA-Based IP-cores. Technical Report 01-2005, University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design, Am Weichselgarten 3, D-91058 Erlangen, Germany (March 2005)Google Scholar
  26. 26.
    Ziener, D., Teich, J.: FPGA Core Watermarking Based on Power Signature Analysis. In: Proceedings of IEEE International Conference on Field-Programmable Technology (FPT 2006), Bangkok, Thailand, pp. 205–212 (December 2006)Google Scholar
  27. 27.
    Ziener, D., Teich, J.: Power Signature Watermarking of IP Cores for FPGAs. Journal of Signal Processing Systems 51(1), 123–136 (2008)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  • Daniel Ziener
    • 1
  • Moritz Schmid
    • 1
  • Jürgen Teich
    • 1
  1. 1.Hardware/Software Co-Design, Department of Computer ScienceUniversity of Erlangen-Nuremberg, GermanyErlangenGermany

Personalised recommendations