MPSoC Architecture-Aware Automatic NoC Topology Design

  • Rachid Dafali
  • Jean-Philippe Diguet
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6289)

Abstract

This paper presents a methodology for the automatic definition of NoC topology according to application and architecture requirements. The proposed solution, which has been implemented as a new step of our NoC design flow, results from the analysis of real concerns and demands from designers. The main contribution lies in the fact that we customize the method according to multiprocessor architecture models and associated memory organizations. A real-life H264 example has been used to compare synthesis results for NoCs generated by our tool, with automatic topology selection with well-known efficient topologies, which wer manually specified. Results clearly show the efficiency of our approach.

Keywords

Application Specific Network Network-on-Chip Topology Generation Mapping 

References

  1. 1.
    Evain, S., Dafali, R., Diguet, J.P., Eustache, Y., Juin, E.: μSpider cad tool: Case Study of NoC IP Generation for FPGA. In: DASIP (2007)Google Scholar
  2. 2.
    Della Vecchia, G., Sanges, C.: A recursively scalable network vlsi implementation. In: Future Gener. Comput. Syst., pp. 235–243. Elsevier, Amsterdam (1988)Google Scholar
  3. 3.
    Ahonen, T., Sigenza-Tortosa, D.A., Bin, H., Nurmi, J.: Topology optimization for application-specific networks-on-chip. In: Int. work. on System level Interconnect Prediction (SLIP 2004), pp. 53–60 (2004)Google Scholar
  4. 4.
    Flynn, M.J.: Some computer organisations and their effectiveness. IEEE Trans. on Computers (1972)Google Scholar
  5. 5.
    Raina, S.: Virtual Shared Memory: A Survey of Techniques and Systems (1992)Google Scholar
  6. 6.
    Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., Scandurra, A.: Spidergon a novel on chip communication network. In: Int. Symp. on System on Chip, pp. 15–22 (2004)Google Scholar
  7. 7.
    Elmiligi, H., Morgan, A.A., El-Kharashi, M.W., Gebali, F.: A Topology-based Design Methodology for Networks-on-Chip Applications. In: Int. Design and Test Workshop, pp. 61–65 (2007)Google Scholar
  8. 8.
    Hu, J., Marculescu, R.: Energy- and performance-aware mapping for regular NoC architectures. IEEE Transaction on CAD of Integrated Circuits and Systems (2005)Google Scholar
  9. 9.
    Kreutz, M.E., Carro, L., Zeferino, C.A., Susin, A.A.: Communication architectures for system-on-chip. In: 14th Symp. on Integrated Circuits and Systems Design, pp. 14–19 (2001)Google Scholar
  10. 10.
    Murali, S., De Micheli, G.: Bandwidth-constrained mapping of cores onto NoC architectures. In: DATE (2004)Google Scholar
  11. 11.
    Murali, S., De Micheli, G.: SUNMAP: a tool for automatic topology selection and generation for NoCs. In: DAC, pp. 914–919 (2004)Google Scholar
  12. 12.
    Ogras, U.Y., Marculescu, R.: Energy- and performance-driven NoC communication architecture synthesis using a decomposition approach. In: DATE, pp. 352–357 (2005)Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2010

Authors and Affiliations

  • Rachid Dafali
    • 1
  • Jean-Philippe Diguet
    • 1
  1. 1.UBS/CNRS/Lab-STICC deptEuropean University of BrittanyLorient CedexFrance

Personalised recommendations