The Use of Genetic Algorithm to Reduce Power Consumption during Test Application

  • Jaroslav Skarvada
  • Zdenek Kotasek
  • Josef Strnadel
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6274)


In this paper it is demonstrated how two issues from the area of testing electronic components can be merged and solved by means of a genetic algorithm. The two issues are the ordering of test vectors and scan registers with the goal of reducing switching activity during test application and power consumption as a consequence of the ordering. The principles of developing an optimizing procedure with the aim of achieving a solution satisfying the required value of power consumption during power consumption are described here. A basic description of the methodology together with the functions needed to implement the procedures is provided. Experimental results are also discussed.


test application power consumption optimizing procedure fitness function genotype phenotype 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Raghunathan, A., Jha, N.K., Dey, S.: High-Level Power Analysis and Optimization, p. 175. Kluwer Academic Publishers, Boston (1998) ISBN 0-7923-8073-8Google Scholar
  2. 2.
    Roy, K., Prasad, S.C.: Low-Power CMOS VLSI Circuit Design, p. 359. Wiley-Interscience publication, Hoboken (2000) ISBN 0-471-11488-XGoogle Scholar
  3. 3.
    Nicolici, N., Al-Hashimi, B.M.: Power-Constrained Testing of VLSI Circuits, p. 178. Kluwer Academic Publishers, Dordrecht (2003) ISBN 1-4020-7235-XGoogle Scholar
  4. 4.
    Debjyoti, G., Swarup, B., Kaushik, R.: Multiple Scan Chain Design Technique for Power Reduction during Test Application in BIST. In: 18th IEEE International Symposium on De-fect and Fault Tolerance in VLSI Systems, pp. 191–198 (2003)Google Scholar
  5. 5.
    Dabholkar, V., Chakravarty, S., Pomeranz, I., et al.: Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits During Test Application. IEEE Trans. on Computer-Aided Design of Integrated Circuits 17(12), 1325–1333 (1998)CrossRefGoogle Scholar
  6. 6.
    Chakravarty, S., Dabholkar, V.: Minimizing Power Dissipation in Scan Circuits During Test Application. In: Proceedings of International Workshop on Low-Power Design (1994)Google Scholar
  7. 7.
    Pangrle, B., Kapoor, S.: Leakage power at 90nm and below [on-line]. EE Times Asia (2005),
  8. 8.
    Thompson, S., Packan, P., Bohr, M.: MOS Scaling: Transistor Challenges for the 21st Century. Intel Technology Journal 19 (1998)Google Scholar
  9. 9.
    Marongiu, A., et al.: Analysis of Power Management Strategies for a Large-Scale SoC Platform in 65nm Technology. In: Proceedings of the 11th Euromicro Conference on Digital System Designing Architectures, Methods and Tools, pp. 259–266 (2008)Google Scholar
  10. 10.
    Vranken, H., Waayers, T., Fleury, H., Lelouvier, D.: Enhanced Reduced-Pin-Count Test For Full-Scan Design. In: Proceedings of IEEE International Test Conference, pp. 738–747 (2001)Google Scholar
  11. 11.
    Almukhaizim, S., Makris., Y., Yang, Y.-S., Veneris, A.: Seamless Integration of SER in Rewiring-Based Design Space Exploration. In: Proceedings of International Test Conference, pp. 1–9 (2006)Google Scholar
  12. 12.
    Babighian, P., Kamhi, G., Vardi, M.: PowerQuest: Trace Driven Data Mining for Power Optimization. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition, pp. 1–6 (2007)Google Scholar
  13. 13.
    Girard, P., Landrault, C., Pravossoudovitch, S.: Reducing Power Consumption During Test Application by Test Vector Ordering. In: Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 296–299. IEEE Computer Society, Los Alamitos (1998)Google Scholar
  14. 14.
    Jelodar, M.S., Aavani, A.: Reducing Scan Base Testing Power Using Genetic Algorithm. In: Proc. of 11th Iranian Computer Engineering Conference, vol. 2, pp. 308–312 (2006)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  • Jaroslav Skarvada
    • 1
  • Zdenek Kotasek
    • 1
  • Josef Strnadel
    • 1
  1. 1.Faculty of Information TechnologyBrno University of TechnologyBrnoCzech Republic

Personalised recommendations