Advertisement

Distributed Resource-Aware Scheduling for Multi-core Architectures with SystemC

  • Philipp A. Hartmann
  • Kim Grüttner
  • Achim Rettberg
  • Ina Podolski
Part of the IFIP Advances in Information and Communication Technology book series (IFIPAICT, volume 329)

Abstract

With the rise of multi-core platforms even more complex software systems can be implemented. Designers are facing various new challenges during the development of efficient, predictable, and correct applications for such platforms. To efficiently map software applications to these architectures, the impact of platform decisions with respect to the hardware and the software infrastructure (OS, scheduling policies, priorities, mapping) has to be explored in early design phases.

Especially shared resource accesses are critical in that regard. The efficient mapping of tasks to processor cores and their local scheduling are increasingly difficult on multi-core architectures. In this work we present an integration of shared resources into a SystemC-based simulation framework, which enables early functional simulation and provides a refinement flow towards an implementation, covering an increasing level of platform details. We propose shared resource extensions towards multi-core platform models and discuss which aspects of the system behaviour can be captured.

Keywords

Multi-core Resource Sharing Platform Exploration SystemC Real-time Simulation 

References

  1. 1.
    Burns, A., Wellings, A.: Concurrency in Ada. Cambridge University Press, Cambridge (1997)Google Scholar
  2. 2.
    Buttazzo, G.C.: Hard Real-time Computing Systems. Kluwer Academic Publishers, Dordrecht (2002)Google Scholar
  3. 3.
    Fernandez, V., Herrera, F., Sanchez, P., Villar, E.: Embedded Software Generation from SystemC, ch. 9, pp. 247–272. Kluwer, Dordrecht (March 2003)Google Scholar
  4. 4.
    Fossy – Functional Oldenburg System Synthesiser, http://fossy.offis.de
  5. 5.
    Gerstlauer, A., Yu, H., Gajski, D.: RTOS Modeling for System Level Design. In: Proceedings of Design, Automation and Test in Europe, pp. 47–58 (2003)Google Scholar
  6. 6.
    Grüttner, K., Andreas, H., Hartmann, P.A., Schallenberg, A., Brunzema, C.: OSSS - A Library for Synthesisable System Level Models in SystemCTM (2008), http://www.system-synthesis.org
  7. 7.
    Hartmann, P.A., Reinkemeier, P., Kleen, H., Nebel, W.: Modeling of Embedded Software Multitasking in SystemC/OSSS. LNEE, vol. 36, ch. 14, pp. 213–226. Springer, Heidelberg (2009)Google Scholar
  8. 8.
    Hartmann, P.A., Reinkemeier, P., Kleen, H., Nebel, W.: Efficient modelling and simulation of embedded software multi-tasking using SystemC and OSSS. In: Forum on Specification, Verification and Design Languages, FDL 2008, pp. 19–24 (September 2008)Google Scholar
  9. 9.
    He, Z., Mok, A., Peng, C.: Timed RTOS modeling for Embedded System Design. In: 11th IEEE Real Time and Embedded Technology and Applications Symposium, RTAS 2005, pp. 448–457 (March 2005)Google Scholar
  10. 10.
    Herrera, F., Villar, E.: A Framework for Embedded System Specification under Different Models of Computation in SystemC. In: Proceedings of the Design Automation Conference (2006)Google Scholar
  11. 11.
    Huss, S.A., Klaus, S.: Assessment of Real-Time Operating Systems Characteristics in Embedded Systems Design by SystemC models of RTOS Services. In: Proceedings of Design & Verification Conference and Exibition (DVCon 2007), San Jose, USA (2007)Google Scholar
  12. 12.
    Hwu, W.m., Keutzer, K., Mattson, T.G.: The concurrency challenge. IEEE Design and Test of Computers 25(4), 312–320 (2008)CrossRefGoogle Scholar
  13. 13.
    Le Moigne, R., Pasquier, O., Calvez, J.P.: A Generic RTOS Model for Real-time Systems Simulation with SystemC. In: Proceedings of Design, Automation and Test in Europe Conference, February 16-20, vol. 3, pp. 82–87 (2004)Google Scholar
  14. 14.
    Mahadevan, S., Storgaard, M., Madsen, J., Virk, K.: ARTS: A System-Level Framework for Modeling MPSoC Components and Analysis of their Causality. In: 13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pp. 480–483 (September 2005)Google Scholar
  15. 15.
    Cesário, W.O., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A.A., Gauthier, L., Diaz-Nava, M.: Multiprocessor soc platforms: A component-based design approach. IEEE Design and Test of Computers 19(6), 52–63 (2002)CrossRefGoogle Scholar
  16. 16.
    Podolski, I., Rettberg, A.: Overview of multicore requirements towards real-time communication. In: Lee, S., Narasimhan, P. (eds.) SEUS 2009. LNCS, vol. 5860, pp. 354–364. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  17. 17.
    Posadas, H., Herrera, F., Fernandez, V., Sanchez, P., Villar, E.: Single Source Design Environment for Embedded Systems based on SystemC. Transactions on Design Automation of Electronic Embedded Systems 9(4), 293–312 (2004)CrossRefGoogle Scholar
  18. 18.
    Rabaey, J.M., Burke, D., Lutz, K., Wawrzynek, J.: Workloads of the future. IEEE Design and Test of Computers 25(4), 358–365 (2008)CrossRefGoogle Scholar
  19. 19.
    Schirner, G., Dömer, R.: Introducing Preemptive Scheduling in Abstract RTOS Models using Result Oriented Modeling. In: Proceedings of Design, Automation and Test in Europe (DATE 2008), Munich, Germany, pp. 122–127 (March 2008)Google Scholar
  20. 20.
    Streubühr, M., Falk, J., Haubelt, C., Teich, J., Dorsch, R., Schlipf, T.: Task-Accurate Performance Modeling in SystemC for Real-Time Multi-Processor Architectures. In: Proceedings of the Design, Automation and Test in Europe Conference. pp. 480–481. European Design and Automation Association, 3001 Leuven, Belgium, Belgium (2006)Google Scholar
  21. 21.
    Yeh, D., Peh, L.S., Borkar, S., Darringer, J., Agarwal, A., mei Hwu, W.: Thousand-core chips. IEEE Design and Test of Computers 25(3), 272–278 (2008)CrossRefGoogle Scholar
  22. 22.
    Zabel, H., Müller, W.: An Efficient Time Annotation Technique in Abstract RTOS Simulations for Multiprocessor Task Migration. In: Kleinjohann, B., Kleinjohann, L., Wolf, W. (eds.) DIPES. IFIP, vol. 271, pp. 181–190. Springer, Boston (2008)Google Scholar
  23. 23.
    Zabel, H., Müller, W., Gerstlauer, A.: Accurate RTOS Modelling and Analysis with SystemC. In: Ecker, W., Mueller, W., Doemer, R. (eds.) Hardware Dependent Software – Principles and Practice. Springer, Heidelberg (2009)Google Scholar

Copyright information

© IFIP 2010

Authors and Affiliations

  • Philipp A. Hartmann
    • 1
  • Kim Grüttner
    • 1
  • Achim Rettberg
    • 2
  • Ina Podolski
    • 2
  1. 1.OFFIS – Institute for Information TechnologyOldenburgGermany
  2. 2.Faculty II, Department for Computer ScienceUniversity of OldenburgOldenburgGermany

Personalised recommendations