Advertisement

Large-Scale Atomistic Circuit-Device Coupled Simulation of Discrete-Dopant-Induced Characteristic Fluctuation in Nano-CMOS Digital Circuits

  • Yiming Li
  • Chih-Hong Hwang
Conference paper
Part of the Mathematics in Industry book series (MATHINDUSTRY, volume 14)

Abstract

The increasing characteristics variability in nano-CMOS devices becomes a major challenge to scaling and integration. In this work, a large-scale statistically sound “atomistic” circuit-device coupled simulation methodology is presented to explore the discrete-dopant-induced characteristic fluctuations in nano-CMOS digital circuits. According to the simulation scenario, the discrete-dopant-induced characteristic fluctuations are examined for a 16-nm-gate MOSFET and inverter circuit. The fluctuations of the intrinsic current-voltage and capacitance-voltage characteristics, and timing behaviors for the explored device and circuit are estimated. The timing fluctuation may result in a significant signal delay in the digital circuit. Consequently, links should be established between circuit design and fundamental device technology to allow circuits and systems to accommodate the individual behavior of every transistor on a silicon chip. The proposed simulation approach could be extended to outlook the fluctuations in various digital and analog circuits.

Keywords

Device Simulation CMOS Inverter Noise Margin Characteristic Fluctuation Advanced Process Control 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Li, Q., Zhang, J., Li, W., Yuan J. S., Chen, Y., and Oates, A.S.: RF Circuit Performance Degradation Due to Soft Breakdown and Hot-Carrier Effect in Deep-Submicrometer CMOS Technology. IEEE Trans. Microwave Theory Tech., 49, 1546–1551 (2001)CrossRefGoogle Scholar
  2. 2.
    Wong, H.-S., Taur, Y., and Frank D.J.: Discrete Random Dopant Distribution Effects in Nanometer-Scale MOSFETs. Microelectronics Reliability, 38, 1447–1456 ( 1999)Google Scholar
  3. 3.
    Li, Y., and Hwang, C.-H.: Discrete-dopant-induced characteristic fluctuations in 16 nm multiple-gate silicon-on-insulator devices. J. Appl. Phy., 8, 084509 (2007)CrossRefGoogle Scholar
  4. 4.
    Li, Y., Yu, S.-M., Hwang, J.-R., and Yang, F.-L.: Discrete Dopant Fluctuated 20nm/15nm-Gate Planar CMOS. IEEE Trans. Electron Device, 55, 1449–1455 (2008)CrossRefGoogle Scholar
  5. 5.
    Li, Y., and Yu, S.-M.: Coupled-Simulation-and-Optimization Approach to Nanodevice Fabrication With Minimization of Electrical Characteristics Fluctuation. IEEE Trans. Semi. Manufacturing, 20, 432–438 (2007)MATHCrossRefGoogle Scholar
  6. 6.
    Mahmoodi, H., Mukhopadhyay, S., and Roy K.: Estimation of Delay Variations Due to Random-Dopant Fluctuations in Nanoscale CMOS Circuits. IEEE Journal of Solid-State Circuits, 40, 1787–1796 (2005)CrossRefGoogle Scholar
  7. 7.
    Brown, A. and Asenov, A.: Capacitance Fluctuations in Bulk MOSFETs Due to Random Discrete Dopants. J. Comp. Elect., 7, 115–118 (2008)CrossRefGoogle Scholar
  8. 8.
    Shimada, T. and Odanaka, S.: A Numerical Method for a Transient Quantum Drift-Diffusion Model Arising in Semiconductor Devices. J. Comp. Elect., 7, 485–493 (2008)CrossRefGoogle Scholar
  9. 9.
    Tang, T.-W., Wang, X.,and Li, Y.: Discretization Scheme for the Density-Gradient Equation and Effect of Boundary Conditions. J. Comp. Elect., 1, 389–393 (2002)CrossRefGoogle Scholar
  10. 10.
    Li, Y., Lu, H.-M., Tang, T.-W., and Sze, S. M.: A Novel Parallel Adaptive Monte Carlo Method for Nonlinear Poisson Equation in Semiconductor Devices. Math. Comp. Simulation, 62, 413–420 (2003)MATHCrossRefMathSciNetGoogle Scholar
  11. 11.
    Li, Y., Sze, S.-M., and Chao, T.-S.: A Practical Implementation of Parallel Dynamic Load Balancing for Adaptive Computing in VLSI Device Simulation. Engineering with Computers, 18, 124–137 (2002)CrossRefGoogle Scholar
  12. 12.
    Li, Y. : A Parallel Monotone Iterative Method for the Numerical Solution of Multidimensional Semiconductor Poisson Equation. Computer Physics Communications, 153, 359–372 ( 2003)CrossRefGoogle Scholar
  13. 13.
    Grasser, T. and Selberherr, S.: Mixed-mode device simulation. Microelectronics Journal, 31, 873–881 (2000)CrossRefGoogle Scholar
  14. 14.
    Li, Y., Huang, J.-Y., and Lee, B.-S.: Effect of Single Grain Boundary Position on Surrounding-Gate Polysilicon Thin Film Transistors. Semiconductor Science and Technology, 23, 015019 (2008)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  1. 1.Department of Communication EngineeringNational Chiao Tung UniversityHsinchuTaiwan

Personalised recommendations