Automatic Thermal Network Extraction and Multiscale Electro-Thermal Simulation
We present a new strategy to perform chip-level electro-thermal simulation. In our approach electrical behaviour of each circuit element is modeled by standard compact models with an added temperature node (1; 2). Mutual heating is accounted for by a 2-D or 3-D diffusion reaction PDE, which is coupled to the electrical network by enforcing instantaneous energy conservation. To cope with the multiscale nature of heat diffusion in VLSI circuit a suitable spatial discretization scheme is adopted which allows for efficient meshing of large domains with details at a much smaller scale. Preliminary numerical results on a realistic test case are included as a validation of the model and of the numerical method.
KeywordsCircuit Element Temperature Node Preliminary Numerical Result Thermal Network Thermal Element
Unable to display preview. Download preview PDF.
- 4.Igic, P., Mawby, P., Towers, M., Batcup, S.: Dynamic electro-thermal physically based compact models of the power devices for device and circuit simulations. Semiconductor Thermal Measurement and Management, 2001. XVII Annual IEEE Symposium pp. 35–42 (2001)Google Scholar
- 8.de Falco, C., Culpo, M.: A PDE thermal model for CHIP-level simulation including substrate heating effects. Tech. rep., DCU School of Math. Sciences (2008)Google Scholar
- 10.Alí, G., Bartel, A., Culpo, M., de Falco, C.: Analysis of a PDE thermal element model for electrothermal circuit simulation (2008). Submitted to SCEE08 prooceedingsGoogle Scholar
- 12.Greco, G., Rallo, C.: Xa integration in custom power mosfet analysis flow. In: SNUG 2008 proceedings (2008)Google Scholar