Skip to main content

Automatic Thermal Network Extraction and Multiscale Electro-Thermal Simulation

  • Conference paper
  • First Online:
Scientific Computing in Electrical Engineering SCEE 2008

Part of the book series: Mathematics in Industry ((TECMI,volume 14))

Abstract

We present a new strategy to perform chip-level electro-thermal simulation. In our approach electrical behaviour of each circuit element is modeled by standard compact models with an added temperature node (1; 2). Mutual heating is accounted for by a 2-D or 3-D diffusion reaction PDE, which is coupled to the electrical network by enforcing instantaneous energy conservation. To cope with the multiscale nature of heat diffusion in VLSI circuit a suitable spatial discretization scheme is adopted which allows for efficient meshing of large domains with details at a much smaller scale. Preliminary numerical results on a realistic test case are included as a validation of the model and of the numerical method.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Osman, A., Osman, M., Dogan, N., Imam, M.: An extended tanh law mosfet model for high temperature circuit simulation. Solid-State Circuits, IEEE Journal of 30(2), 147–150 (1995)

    Article  Google Scholar 

  2. Ku, J.C., Ismail, Y.: On the scaling of temperature-dependent effects. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 26(10), 1882–1888 (2007)

    Article  Google Scholar 

  3. Szekely, V., Poppe, A., Pahi, A., Csendes, A., Hajas, G., Rencz, M.: Electro-thermal and logi-thermal simulation of vlsi designs. VLSI Systems, IEEE Transactions on 5(3), 258–269 (1997)

    Article  Google Scholar 

  4. Igic, P., Mawby, P., Towers, M., Batcup, S.: Dynamic electro-thermal physically based compact models of the power devices for device and circuit simulations. Semiconductor Thermal Measurement and Management, 2001. XVII Annual IEEE Symposium pp. 35–42 (2001)

    Google Scholar 

  5. Ho, C., Ruehli, A., Brennan, P.: The modified nodal approach to network analysis. Circuits and Systems, IEEE Transactions on 22(6), 504–509 (1975)

    Article  Google Scholar 

  6. Günther, M., Feldmann, U.: CAD-based electric-circuit modeling in industry. I. Mathematical structure and index of network equations. Surveys Math. Indust. 8(2), 97–129 (1999)

    MATH  Google Scholar 

  7. Bartel, A., Günther, M.: From SOI to abstract electric-thermal-1d multiscale modeling for first order thermal effects. Math. Comput. Model. Dyn. Syst. 9, 25–44 (2003)

    MATH  Google Scholar 

  8. de Falco, C., Culpo, M.: A PDE thermal model for CHIP-level simulation including substrate heating effects. Tech. rep., DCU School of Math. Sciences (2008)

    Google Scholar 

  9. Rezzonico, V., Lozinski, A., Picasso, M., Rappaz, J., Wagner, J.: Multiscale algorithm with patches of finite elements. Math. Comput. Simulation 76(1-3), 181–187 (2007)

    Article  MATH  MathSciNet  Google Scholar 

  10. Alí, G., Bartel, A., Culpo, M., de Falco, C.: Analysis of a PDE thermal element model for electrothermal circuit simulation (2008). Submitted to SCEE08 prooceedings

    Google Scholar 

  11. Biondi, T., Greco, G., Allia, M., Liotta, S., Bazzano, G., Rinaudo, S.: Distributed modeling of layout parasitics in large-area high-speed silicon power devices. Power Electronics, IEEE Transactions on 22(5), 1847–1856 (2007)

    Article  Google Scholar 

  12. Greco, G., Rallo, C.: Xa integration in custom power mosfet analysis flow. In: SNUG 2008 proceedings (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Massimiliano Culpo .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Culpo, M., de Falco, C., Denk, G., Voigtmann, S. (2010). Automatic Thermal Network Extraction and Multiscale Electro-Thermal Simulation. In: Roos, J., Costa, L. (eds) Scientific Computing in Electrical Engineering SCEE 2008. Mathematics in Industry(), vol 14. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12294-1_36

Download citation

Publish with us

Policies and ethics