Advertisement

Optimization of Query Processing with Cache Conscious Buffering Operator

  • Yoshishige Tsuji
  • Hideyuki Kawashima
  • Ikuo Takeuchi
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5999)

Abstract

The difference between CPU access costs and memory access costs incurs performance degradations on RDBMS. One of the reason why instruction cache misses occur is the size of footprint on RDBMS operations does not fit into a L1 instruction cache. To solve this problem Zhou proposed the buffering operator which changes the order of operation executions.

Although the buffering operator is effective, it cannot be applied for RDBMS in the real business. It is because Zhou does not show an algorithm for optimizer to select the buffering operator.

Thus we realized the CC-Optimizer which includes an algorithm to appropriately select the buffering operator. Our contributions are the design of new algorithm on an optimizer and its implementation to RDBMS.

For experimental RDBMS, we used PostgreSQL as Zhou did, and our machine environment was Linux Kernel 2.6.15, CPU Intel Pentium 4(2.40GHz). The result of preliminary experiments showed that CC-Optimizer was effective. The performance improvement measured by using OSDL DBT-3, was 73.7% in the greatest result, and 17.5% in all queries.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Boncz, P., Manegold, S., Kersten, M.L.: Database architecture optimized for the new bottleneck: Memory access. In: VLDB (1999)Google Scholar
  2. 2.
    Harizopoulos, S., Ailamaki, A.: Improving instruction cache performance in oltp. ACM Trans. Database Syst. 31(3), 887–920 (2006)CrossRefGoogle Scholar
  3. 3.
    Cieslewicz, J., Mee, W., Ross, K.A.: Cache-conscious buffering for database operators with state. In: DaMoN, pp. 43–51 (2009)Google Scholar
  4. 4.
    Zhou, J., Ross, K.A.: Buffering database operations for enhanced instruction cache performance. In: SIGMOD, pp. 191–202 (2004)Google Scholar
  5. 5.
  6. 6.
    Ailamaki, A., DeWitt, D.J., Hill, M.D., Skounakis, M.: Weaving relations for cache performance. In: VLDB (2001)Google Scholar
  7. 7.
    Liu, L., Li, E., Zhang, Y., Tang, Z.: Optimization of frequent itemset mining on multiple-core processor. In: VLDB, pp. 1275–1285 (2007)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  • Yoshishige Tsuji
    • 1
  • Hideyuki Kawashima
    • 2
    • 3
  • Ikuo Takeuchi
    • 1
  1. 1.Graduate School of Information Science and TechnologyThe University of Tokyo 
  2. 2.Graduate School of Systems and Information EngineeringUniversity of Tsukuba 
  3. 3.Center for Computational SciencesUniversity of Tsukuba 

Personalised recommendations