Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-Vt Domain By Architectural Folding
This manuscript presents the digital hardware realization of a wavelet based event detector for cardiac pacemaker applications. The architecture of the detector is partially folded to minimize hardware cost. An energy model is applied to evaluate the energy efficiency in the sub-threshold (sub-V T ) domain. The design is synthesized in 65 nm low leakage-high threshold CMOS technology, and it is shown that folding reduces the area cost by 30.6 %. Folding decreases energy dissipation of the circuit by 14.4 % in the sub-V T regime, where the circuit dissipates 3.3 pJ per sample at V DD =0.26 V.
KeywordsCardiac pacemaker QRS detection wavelet filterbank folding time-multiplexing sub-threshold energy model
Unable to display preview. Download preview PDF.
- 2.Åström, M., Olmos, S., Sörnmo, L.: Wavelet-based event detection in implantable cardiac rhythm management devices. IEEE Trans. Biomed. Eng. 53(3) (March 2006)Google Scholar
- 6.Kulkarni, J.P., Kim, K., Roy, K.: A 160 mV robust schmitt trigger based subthreshold SRAM. IEEE Journal of Solid-State Circuits 42(10) (2007)Google Scholar
- 7.Kwong, J., Chandrakasan, A.: Variation-driven device sizing for minimum energy sub-threshold circuits. In: Proceedings of the 2006 international symposium on Low power electronics and design, pp. 8–13. ACM, New York (2006)Google Scholar
- 9.Vittoz, E.: Low-Power Electronics Design, ch. 16. CRC Press LLC, Boca Raton (2004)Google Scholar