Advertisement

A Novel Macro-Block Group Based AVS Coding Scheme for Many-Core Processor

  • Zhenyu Wang
  • Luhong Liang
  • Xianguo Zhang
  • Jun Sun
  • Debin Zhao
  • Wen Gao
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5879)

Abstract

The slice-level parallelism is popular in parallel video coding. However, the quality loses greatly because the dependency between macro-blocks is broken, especially on many-core platforms. To address this problem, a novel Macro-Block Group (MBG) decomposition scheme is presented for parallel AVS coding. In the proposed scheme, video frames are equally divided into rectangular MBG regions, each consists of more rows and less columns than the slice-level scheme. Since MBG is not supported by AVS, a vertical partitioning scheme is introduced, and the mode confining and MVD adjusting techniques are utilized to keep consistency with the standard. In practice, our parallel encoder is developed on the TILE64 platform, where P/B frames use the MBG-level parallelism and I frames use the macro-block-level parallelism. Experiments show that the proposed scheme can achieve a reduction of 52% (IPPP) and 41% (IBBP) in quality loss while keeping the same speed-up compared with the slice-level parallelism.

Keywords

Parallel video encoding macro-block group many-core processor 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Wiegand, T., Sullivan, G.J., Bjontegaard, G., Luthra, A.: Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology 13(7), 560–576 (2003)CrossRefGoogle Scholar
  2. 2.
    Information technology - Advanced coding of audio and video - Part 2:Video, GB/T20090.2 (2006) Google Scholar
  3. 3.
    Chen, Y.K., Li, E.Q., Zhou, X.S., Ge, S.: Implementation of H.264 encoder and decoder on personal computers. J. Vis. Commun. Image R. 17(2006), 509–532 (2005)Google Scholar
  4. 4.
    Ahmad, I., He, Y., Liou, M.L.: Video Compression with Parallel Processing. Parallel Computing 28(7), 1039–1078 (2002)zbMATHCrossRefGoogle Scholar
  5. 5.
    Barbosa, D.M., Kitajima, J.P., Meira Jr., W.: Real-time MPEG encoding in shared-memory multiprocessors. In: Int. Conf. Parallel Comput. Syst. (1999)Google Scholar
  6. 6.
    Shen, K., Delp, E.J.: A parallel implementation of an mpeg1 encoder: Faster than real-time. In: Proceedings of the SPIE. Digital Video Compression: Algorithms and Techniques, vol. 2419 (1995)Google Scholar
  7. 7.
    Li, P., Veeravalli, B., Kassim, A.A.: Design and implementation of parallel video encoding strategies using divisible load analysis. IEEE Transactions on Circuits and Systems for Video Technology 15(9), 1098–1112 (2005)CrossRefGoogle Scholar
  8. 8.
    Jung, B., Jeon, B.: Adaptive slice-level parallelism for h.264/avc encoding using pre macroblock mode selection. Journal of Visual Communication and Image Representation 19(8), 558–572 (2008)CrossRefGoogle Scholar
  9. 9.
    Zhao, Z., Liang, P.: Data partition for wavefront parallelization of H.264 video encoder. In: Proceedings of IEEE International Symposium on Circuits and Systems, 2006. ISCAS 2006, Page(s):4 pp. – 2672 (2006) Google Scholar
  10. 10.
    Rodriguez, A., Gonzalez, A., Malumbres, M.P.: Hierarchical Parallelization of an H.264/AVC Video Encoder. In: International Symposium on Parallel Computing in Electrical Engineering, 2006. PAR ELEC 2006, September 13-17, pp. 363–368 (2006)Google Scholar
  11. 11.
    Sun, S.W., Wang, D., Chen, S.M.: A Highly Efficient Parallel Algorithm for H.264 Encoder Based on Macro-Block Region Partition. In: Perrott, R., Chapman, B.M., Subhlok, J., de Mello, R.F., Yang, L.T. (eds.) HPCC 2007. LNCS, vol. 4782, pp. 577–585. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  12. 12.
    Tilera Corporation: ProductBrief_TILEPro64_Web_v2, http://www.tilera.com/
  13. 13.
    Audio Video coding Standard Workgroup of China, http://www.avs.org.cn
  14. 14.
    Zhu, C., Lin, X., Chau, L.P.: Hexagon-based search pattern for fast block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology 12(5), 349–355 (2002)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • Zhenyu Wang
    • 1
  • Luhong Liang
    • 2
    • 3
  • Xianguo Zhang
    • 1
  • Jun Sun
    • 1
  • Debin Zhao
    • 4
  • Wen Gao
    • 1
  1. 1.Peking UniversityBeijingP.R. China
  2. 2.Key Lab of Intelligent Information ProcessingChinese Academy of Sciences (CAS)BeijingChina
  3. 3.Institute of Computing TechnologyCASBeijingChina
  4. 4.Harbin Institute of TechnologyHarbinP.R. China

Personalised recommendations