Advertisement

Reduced Interconnects in Neural Networks Using a Time Multiplexed Architecture Based on Quantum Devices

  • Peter M. Kelly
  • Fergal Tuffy
  • Valeriu Beiu
  • Liam J. McDaid
Part of the Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering book series (LNICST, volume 20)

Abstract

The interconnection problem associated with large scale hardware-based neural networks is well known. A time multiplexed neural network architecture using silicon based quantum devices with MOS/CMOS devices is described and shows significant increased functional density compared to conventional devices.

Keywords

Quantum device resonant tunneling device (RTD) time multiplexed architecture (TMA) neural network (NN) interconnects 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Wang, P., Pei, G., Kan, E.C.-C.: Pulsed Wave Interconnect. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12(5), 453–463 (2004)CrossRefGoogle Scholar
  2. 2.
    Chicca, E., Indiveri, G., Douglas, R.J.: An Event Based VLSI Network of Integrate and Fire Neurons. In: International Symposium on Circuits and Systems (ISCAS 2004), vol. 5, pp. 357–360. IEEE Press, New York (2004)Google Scholar
  3. 3.
    Smith, K.C.: Multiple-Valued Logic: A Tutorial and Appreciation. IEEE Computer 21(4), 17–27 (1988)CrossRefGoogle Scholar
  4. 4.
    Tuffy, F., McDaid, L.J., Kwan, V.W., Alderman, J., McGinnity, T.M., Santos, J.A., Kelly, P.M., Sayers, H.: Inter-Neuron Communication Strategies for Spiking Neural Networks. Neurocomputing 71(Special Issue) (1-3), 30–44 (2007)CrossRefGoogle Scholar
  5. 5.
    Chen, K.J., Maezawa, K., Yamamoto, M.: InP-Based High-Performance Monostable-Bistable Transition Logic Element (MOBILE): An Intelligent Logic Gate Featuring Weighted-Sum Threshold Operations. Japanese Journal of Applied Physics 35, 1172–1177 (1996)CrossRefGoogle Scholar
  6. 6.
    Pacha, C., Glösekötter, P., Goser, K., Prost, W., Auer, U., Tegude, F.-J.: Resonant Tunneling Device Logic Circuits. Technical Report (MEL-ARI) ANSWERS and LOCOM (July 1999-July 2000)Google Scholar
  7. 7.
    Sudirgo, S., Pawlik, D.J., Kurinec, S.K., Thompson, P.E., Daulton, J.W., Park, S.Y., Yu, R., Berger, P.R., Rommel, S.L.: NMOS/SiGe Resonant Interband Tunneling Diode Static Random Access Memory. In: Device Research Conference, pp. 265–266 (2006)Google Scholar

Copyright information

© ICST Institute for Computer Science, Social Informatics and Telecommunications Engineering 2009

Authors and Affiliations

  • Peter M. Kelly
    • 1
  • Fergal Tuffy
    • 1
  • Valeriu Beiu
    • 2
  • Liam J. McDaid
    • 1
  1. 1.Intelligent Systems Research CentreUniversity of UlsterDerryIreland
  2. 2.College of Information Technology, Center for Neural Inspired Nano ArchitecturesUnited Arab Emirates UniversityAl AinUAE

Personalised recommendations