Boundary Scan Security Enhancements for a Cryptographic Hardware
Boundary scan (JTAG) is a powerful testing scheme that is widely used in nowadays circuits to maintain and verify operation of the hardware. However, JTAG is not used in cryptographic hardware since it may be used to compromise security of the implemented cryptographic algorithm. This paper analyses different solutions proposed to overcome the threat of such attacks, presents requirements that have to be satisfied in order to construct effective security solution, and presents novel proposal that improves security of the boundary scan.
Keywordsboundary scan IEEE 1149 side-channel attacks countermeasures
Unable to display preview. Download preview PDF.
- 3.Goering, R.: Scan Design Called Portal for Hackers, EE Times (October 2004), http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=51200146
- 4.Gomółkiewicz, M., Tomczak, T., Nikodem, M.: Low-cost and Universal Secure Scan: a Design-for-Test Architecture for Crypto Chips. In: International Conference on Dependability of Computer Systems 2006, May 25-27, pp. 282–288 (2006)Google Scholar
- 5.Hély, D., Flotters, M.-L., Bancel, F., Rouzeyre, B., Bérard, N.: Scan Design and Secure Chip. In: Proceedings of the International On-Line Testing Symposium, 10th IEEE (IOLTS 2004), July 12-14, p. 219 (2004)Google Scholar
- 8.Santos, L., Rela, M.Z.: Constraints on the Use of Boundary-Scan for Fault Injection. Dependable Computing, 39–55 (2003)Google Scholar
- 10.Yang, B., Wu, K., Karri, R.: Scan Based Side Channel Attack on Data Encryption Standard, Cryptology ePrint Archive: Report 2004/083 (2004)Google Scholar
- 12.IEEE Standard Test Access Port and Boundary-Scan Architecture, June 14. IEEE Computer Society, New York (2001) (reaffirmed 26 March 2008)Google Scholar