Advertisement

Automatic Generation of Cycle-Approximate TLMs with Timed RTOS Model Support

  • Yonghyun Hwang
  • Gunar Schirner
  • Samar Abdi
Part of the IFIP Advances in Information and Communication Technology book series (IFIPAICT, volume 310)

Abstract

This paper presents a technique for automatically generating cycle-approximate transaction level models (TLMs) for multi-process applications mapped to embedded platforms. It incorporates three key features: (a) basic block level timing annotation, (b) RTOS model integration, and (c) RTOS overhead delay modeling. The inputs to TLM generation are application C processes and their mapping to processors in the platform. A processor data model, including pipelined datapath, memory hierarchy and branch delay model is used to estimate basic block execution delays. The delays are annotated to the C code, which is then integrated with a generated SystemC RTOS model. Our abstract RTOS provides dynamic scheduling and inter-process communication (IPC) with processor- and RTOS-specific pre-characterized timing. Our experiments using a MP3 decoder and a JPEG encoder show that timed TLMs, with integrated RTOS models, can be automatically generated in less than a minute. Our generated TLMs simulated three times faster than real-time and showed less than 10% timing error compared to board measurements.

Keywords

Transaction Level Modeling Timed RTOS Modeling 

References

  1. 1.
    Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. Computer 35(2), 59–67 (2002)CrossRefGoogle Scholar
  2. 2.
    Bammi, J.R., Kruijtzer, W., Lavagno, L.: Software Performance Estimatioin Strategies in a System-Level Design Tool. In: CODES, San Diego, USA (2000)Google Scholar
  3. 3.
    Cai, L., Gerstlauer, A., Gajski, D.: Retargetable Profiling for Rapid, Early System-Level Design Space Exploration. In: DATE, San Diego, USA (June 2004)Google Scholar
  4. 4.
    Cho, Y., Zergainoh, N.-E., Choi, K., Jerraya, A.A.: Low Runtime-Overhead Software Synthesis for Communicating Concurrent Processes. In: RSP, Porto Alegre, Brazil (2007)Google Scholar
  5. 5.
    Chung, M.-K., Na, S., Kyung, C.-M.: System-Level Performance Analysis of Embedded System using Behavioral C/C++ model. In: VLSI-TSA-DAT, Hsinchu, Taiwan (2005)Google Scholar
  6. 6.
    ESE: Embedded Systems Environment, http://www.cecs.uci.edu/~ese
  7. 7.
    Gajski, D.D., Zhu, J., Dömer, R., Gerstlauer, A., Zhao, S.: SpecC: Specification Language and Design Methodology. Kluwer Academic Publishers, Dordrecht (2000)CrossRefGoogle Scholar
  8. 8.
    Gerstlauer, A., Yu, H., Gajski, D.D.: Rtos modeling for system level design. In: Proceedings of the Design, Automation and Test in Europe (DATE) Conference, Munich, Germany (March 2003)Google Scholar
  9. 9.
    Grötker, T., Liao, S., Martin, G., Swan, S.: System Design with SystemC. Kluwer Academic Publishers, Dordrecht (2002)Google Scholar
  10. 10.
    Honda, S., et al.: RTOS-Centric Hardware/Software Cosimulator for Embedded System Design. Stockholm (2004)Google Scholar
  11. 11.
    Hwang, Y., Abdi, S., Gajski, D.: Cycle-approximate Retargetable Performance Estimation at the Transaction Level. In: DATE, Munich, Germany (March 2008)Google Scholar
  12. 12.
    Kempf, T., Karuri, K., Wallentowitz, S., Ascheid, G., Leupers, R., Meyr, H.: A SW Performance Estimation Framework for Early System-Level-Design using Fine-grained Instrumentation. In: DATE, Munich, Germany (March 2006)Google Scholar
  13. 13.
    Lajolo, M., Lazarescu, M., Sangiovanni-Vincentelli, A.: A Compilation-based Software Estimation Scheme for Hardware/Software Co-simulation. In: CODES, Rome (1999)Google Scholar
  14. 14.
    Lee, J.-Y., Park, I.-C.: Time Compiled-code Simulation of Embedded Software for Performance Analysis of SOC design. In: DAC, New Orleans, USA (June 2002)Google Scholar
  15. 15.
    LLVM (Low Level Virtual Machine) Compiler Infrastructure Project, http://www.llvm.org
  16. 16.
    Posadas, H., et al.: RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model 10(4), 209–227 (December 2005)Google Scholar
  17. 17.
    Russell, J.T., Jacome, M.F.: Architecture-level Performance Evaluation of Component-based Embedded Systems. In: DAC, Anaheim, USA (June 2003)Google Scholar
  18. 18.
    Xilinx. OS and Libraries Document Collection (2006)Google Scholar
  19. 19.
    Xilinx. MicroBlaze Processor Reference Manual (2007)Google Scholar
  20. 20.
    Zabel, H., Müller, W., Gerstlauer, A.: Accurate RTOS modeling and analysis with SystemC. In: Ecker, W., Müller, W., Dömer, R. (eds.) Hardware Dependent Software: Principles and Practice (2009)Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2009

Authors and Affiliations

  • Yonghyun Hwang
    • 1
  • Gunar Schirner
    • 2
  • Samar Abdi
    • 3
  1. 1.University of CaliforniaIrvineUSA
  2. 2.Northeastern UniversityBostonUSA
  3. 3.Concordia UniversityMontrealCanada

Personalised recommendations