Advertisement

MERO: A Statistical Approach for Hardware Trojan Detection

  • Rajat Subhra Chakraborty
  • Francis Wolff
  • Somnath Paul
  • Christos Papachristou
  • Swarup Bhunia
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5747)

Abstract

In order to ensure trusted in–field operation of integrated circuits, it is important to develop efficient low–cost techniques to detect malicious tampering (also referred to as Hardware Trojan) that causes undesired change in functional behavior. Conventional post– manufacturing testing, test generation algorithms and test coverage metrics cannot be readily extended to hardware Trojan detection. In this paper, we propose a test pattern generation technique based on multiple excitation of rare logic conditions at internal nodes. Such a statistical approach maximizes the probability of inserted Trojans getting triggered and detected by logic testing, while drastically reducing the number of vectors compared to a weighted random pattern based test generation. Moreover, the proposed test generation approach can be effective towards increasing the sensitivity of Trojan detection in existing side–channel approaches that monitor the impact of a Trojan circuit on power or current signature. Simulation results for a set of ISCAS benchmarks show that the proposed test generation approach can achieve comparable or better Trojan detection coverage with about 85% reduction in test length on average over random patterns.

Keywords

Test Generation Trigger Point Test Vector Test Length Trigger Condition 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Agrawal, D., Baktir, S., Karakoyunlu, D., Rohatgi, P., Sunar, B.: Trojan detection using IC fingerprinting. In: IEEE Symp. on Security and Privacy, pp. 296–310 (2007)Google Scholar
  2. 2.
    Ravi, S., Raghunathan, A., Chakradhar, S.: Tamper resistance mechanisms for secure embedded systems. In: Intl. Conf. on VLSI Design, pp. 605–611 (2006)Google Scholar
  3. 3.
    DARPA BAA06-40: TRUST for Integrated Circuits, http://www.darpa.mil/BAA/BAA06-40mod1/html
  4. 4.
    Kumagai, J.: Chip Detectives. IEEE Spectrum 37, 43–49 (2000)MathSciNetCrossRefGoogle Scholar
  5. 5.
    Amyeen, M.E., Venkataraman, S., Ojha, A., Lee, S.: Evaluation of the Quality of N-Detect Scan ATPG Patterns on a Processor. In: Intl. Test Conf., pp. 669–678 (2004)Google Scholar
  6. 6.
    Pomeranz, I., Reddy, S.M.: A Measure of Quality for n-Detection Test Sets. IEEE. Trans. on Computers. 53, 1497–1503 (2004)CrossRefGoogle Scholar
  7. 7.
    Mathew, B., Saab, D.G.: Combining multiple DFT schemes with test generation. IEEE Trans. on CAD. 18, 685–696 (1999)CrossRefGoogle Scholar
  8. 8.
    Adee, S.: The Hunt for the Kill Switch. IEEE Spectrum 45, 34–39 (2008)CrossRefGoogle Scholar
  9. 9.
    Banga, M., Hsiao, M.S.: A Region Based Approach for the Identification of Hardware Trojans. In: Intl. Workshop on Hardware-oriented Security and Trust, pp. 40–47 (2008)Google Scholar
  10. 10.
    Jin, Y., Makris, Y.: Hardware Trojan Detection Using Path Delay Fingerprint. In: Intl. Workshop on Hardware-oriented Security and Trust, pp. 51–57 (2008)Google Scholar
  11. 11.
    Rad, R.M., Wang, X., Tehranipoor, M., Plusqellic, J.: Power Supply Signal Calibration Techniques for Improving Detection Resolution to Hardware Trojans. In: Intl. Conf. on CAD, pp. 632–639 (2008)Google Scholar
  12. 12.
    Chakraborty, R.S., Paul, S., Bhunia, S.: On-Demand Transparency for Improving Hardware Trojan Detectability. In: Intl. Workshop on Hardware-oriented Security and Trust, pp. 48–50 (2008)Google Scholar
  13. 13.
    Wolff, F., Papachristou, C., Bhunia, S., Chakraborty, R.S.: Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme. In: Design, Automation and Test in Europe, pp. 1362–1365 (2008)Google Scholar
  14. 14.
    Geuzebroek, M.J., Van der Linden, J.T., Van de Goor, A.J.: Test Point Insertion that Facilitates ATPG in Reducing Test Time and Data Volume. In: Intl. Test Conf., pp. 138–147 (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • Rajat Subhra Chakraborty
    • 1
  • Francis Wolff
    • 1
  • Somnath Paul
    • 1
  • Christos Papachristou
    • 1
  • Swarup Bhunia
    • 1
  1. 1.Department of Electrical Engineering and Computer ScienceCase Western Reserve UniversityClevelandUSA

Personalised recommendations