Compact ASIC Architectures for the 512-Bit Hash Function Whirlpool

  • Takeshi Sugawara
  • Naofumi Homma
  • Takafumi Aoki
  • Akashi Satoh
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5379)


Compact hardware architectures are proposed for the ISO/IEC 10118-3 standard hash function Whirlpool. In order to reduce the circuit area, the 512-bit function block ρ[k] for the main datapath is divided into smaller sub-blocks with 256-, 128-, or 64-bit buses, and the sub-blocks are used iteratively. Six architectures are designed by combining the three different datapath widths and two data scheduling techniques: interleave and pipeline. The six architectures in conjunction with three different types of S-box were synthesized using a 90-nm CMOS standard cell library, with two optimization options: size and speed. A total of 18 implementations were obtained, and their performances were compared with conventional designs using the same standard cell library. The highest hardware efficiency (defined by throughput per gate) of 372.3 Kbps/gate was achieved by the proposed pipeline architecture with the 256-bit datapath optimized for speed. The interleaved architecture with the 64-bit datapath optimized for size showed the smallest size of 13.6 Kgates, which requires only 46% of the resources of the conventional compact architecture.


Hash function Whirlpool Hardware architecture Cryptographic hardware 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
  2. 2.
    Barreto, P., Rijmen, V.: The Whirlpool Hash Function,
  3. 3.
    ISO/IEC 10118-3:2004, "Information technology – Security techniques – Hash-functions – Part 3: Dedicated hash-functions,
  4. 4.
    NIST, Advanced Encryption Standard (AES) FIPS Publication 197, (November 2001),
  5. 5.
    Satoh, A.: ASIC Hardware Implementations for 512-Bit Hash Function Whirlpool. In: Proceedings ISCAS 2008, pp. 2917–2920 (May 2008)Google Scholar
  6. 6.
    NIST, Secure Hash Standard (SHS), FIPS PUB 180-2 (August 2002),
  7. 7.
    Pramstaller, N., Rechberger, C., Rijmen, V.: A Compact FPGA Implementation of the Hash Function Whirlpool. In: Proceedings of the 2006 ACM/SIGDA, pp. 159–166 (2006)Google Scholar
  8. 8.
    McLoone, M., McIvor, C.: High-speed & Low Area Hardware Architectures of the Whirlpool Hash Function. J. VLSI Signal Processing 47(1), 47–57 (2007)CrossRefGoogle Scholar
  9. 9.
    Alho, T., Hämäläinen, P., Hännikäinen, M., Hämäläinen, T.: Compact Hardware Design of Whirlpool Hashing Core. In: Proceedings of the DATE 2007, pp. 1247–1252 (April 2007)Google Scholar
  10. 10.
    Satoh, A., Inoue, T.: ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS. Integration, the VLSI Journal 40(1), 3–10 (2007)CrossRefGoogle Scholar
  11. 11.
    Circuits Multi-Projets (CMP), CMOS 90 nm (CMOS090) from STMicroelectronics,

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • Takeshi Sugawara
    • 1
  • Naofumi Homma
    • 1
  • Takafumi Aoki
    • 1
  • Akashi Satoh
    • 2
  1. 1.Graduate School of Information SciencesTohoku UniversityJapan
  2. 2.Research Center for Information SecurityNational Institute of Advanced Industrial Science and TechnologyJapan

Personalised recommendations