PATMOS 2008: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation pp 439-448 | Cite as
An Efficient Approach for Managing Power Consumption Hotspots Distribution on 3D FPGAs
Abstract
Using new silicon technologies, increasing logic densities and clock frequencies on FPGAs lead to rapid elevation in power density. Since the power consumption is a critical challenge for application implementation, a novel power-aware partitioning, placement and routing (P&R) algorithm targeting to 3D FPGAs, is introduced. The proposed methodology achieves to redistribute the switched capacitance over the hardware resources in a rather ”balanced” profile, reducing among others the maximal on-chip temperatures. Due to the relation between switched capacitance and power consumption, the proposed P&R algorithm can be considered as a power management approach. This algorithm is realized as part of 3DPRO tool. Comparing to alternative P&R solutions, we eliminate the area on hotspots about 68%, while we achieve savings in delay and energy consumption about 9% and 11% in average,respectively.
Keywords
3D FPGA Power Management P&R CAD AlgorithmPreview
Unable to display preview. Download preview PDF.
References
- 1.International Technology Roadmap for Semiconductors, http://www.intel.com/technology/silicon/itroadmap.htm
- 2.Poon, K., Wilton, S., Yan, A.: A detailed power model for field-programmable gate arrays. ACM Transactions on Design Automation of Electronic Systems (TODAES) 10(2), 279–302 (2005)CrossRefGoogle Scholar
- 3.Sakurai, T., Newton, R.: Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE Journal of Solid-State Circuits 25(2), 584–594 (1990)CrossRefGoogle Scholar
- 4.Cong, J., Wei, J., Zhang, Y.: A Thermal-Driven Floorplanning Algorithm for 3D ICs. In: IEEE/ACM Int. Conference on Computer-Aided Design, pp. 306–313 (2004)Google Scholar
- 5.Yang, S.: Logic Synthesis and Optimization Benchmarks, Version 3.0. Tech. Report, Microe-lectronics Centre of North Carolina (1991)Google Scholar
- 6.Telikepalli, A.: Designing for Power Budgets and Effective Thermal Management. In Xcell Journal (56) (2006)Google Scholar
- 7.Thermal Management for 90-nm FPGAs. Application Note 358, Altera CorporationGoogle Scholar
- 8.Siozios, K., Sotiriadis, K., Pavlidis, V., Soudirs, D.: Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support. In: 17th Int. Conference on Field Programmable Logic and Applications, pp. 652–655 (2007)Google Scholar
- 9.Ting-Yen, C., Souri, S., Chip On, C., Saraswat, K.: Thermal Analysis of Heterogeneous 3D ICs with Various Integration Scenarios. In: International Technical Electron Design Meeting, pp. 31.2.1–31.2.4 (2001)Google Scholar
- 10.Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)CrossRefGoogle Scholar
- 11.Selvakkumaran, N., Karypis, G.: Multi-Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization. In: Int. Conference on Computer Aided Design, pp. 726–733 (2003)Google Scholar
- 12.Okamoto, T., Cong, J.: Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization. In: Int. Conference on Computer Aided Design, pp. 44–49 (1996)Google Scholar
- 13.Ababei, C., Feng, Y., Goplen, B., Hushrav Mogal Zhang, T., Bazargan, K.: Sachin Sapatnekar: Placement and Routing in 3D Integrated Circuits. IEEE Design & Test of Computers 22(6), 520–531 (2005)CrossRefGoogle Scholar
- 14.Das, S., Chandrakasan, A., Reif, R.: Timing, Energy, and Thermal Performance of Three Dimensional Integrated Circuits. In: 14th Great Lakes symposium on VLSI, pp. 338–343 (2004)Google Scholar
- 15.Rahman, A., Trezza, J., New, B., Trimberger, S.: Die Stacking Technology for Terabit Chip-to-Chip Communications. In: IEEE Custom Integrated Circuits Conference, pp. 587–590 (2006)Google Scholar