This paper presents an extended high-level model for logic power estimation of multipliers and adders implemented in FPGAs in the presence of glitching and correlation. The model is based on an analytical computation of the switching activity produced in the component and the FPGA implementation details of the component structure. It is extended to consider operands of different word-lengths, both zero-mean and non-zero mean signals, and the glitching produced inside the component, taking into account the sign nature of the autocorrelation coefficients of the components’ inputs. The number of simulations needed for the model characterization is extremely small and can be reduced to only two. As the final power model is analytical, it is capable of providing power estimates in miliseconds. The results show that the mean relative error is within 10% of low-level power estimates given by the XPower tool.


Input Signal Statistic Power Estimation Switching Activity Model Characterization Gaussian Signal 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Clarke, J.A., Gaffar, A.A., Constantinides, G.A., Cheung, P.Y.K.: Fast word-level power models for synthesis of FPGA-based arithmetic. In: Proc. ISCAS, pp. 1299–1302 (2006)Google Scholar
  2. 2.
    Gupta, S., Najm, F.N.: Power Modeling for High Level Power Estimation. IEEE Trans. VLSI Syst. 8, 18–29 (2000)CrossRefGoogle Scholar
  3. 3.
    Helms, D., Schmidt, E., Schulz, A., Stammermann, A., Nebel, W.: An improved power macro-model for arithmetic datapath components. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol. 2451, pp. 16–24. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  4. 4.
    Jochens, G., Kruse, L., Schmidt, E., Nebel, W.: A New Parameterizable Power Macro-Model for Datapath Components. In: DATE 1999, pp. 29–36 (1999)Google Scholar
  5. 5.
    Jevtic, R., Carreras, C., Caffarena, G.: Switching activity models for power estimation in FPGA multipliers. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol. 4419, pp. 201–213. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  6. 6.
    Landman, P., Rabaey, J.: Architectural Power Analysis: The dual bit type method. IEEE Trans. On VLSI Systems 3(2), 173–187 (1995)CrossRefGoogle Scholar
  7. 7.
    Ramprasad, S., Shanbhag, N.R., Hajj, I.N.: Analytical Estimation of Signal Transition Activity from Word-Level Statistics. IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems 16(7), 718–733 (1997)CrossRefGoogle Scholar
  8. 8.
    Shang, L., Jha, N.K.: High-level Power Modeling of CPLDs and FPGAs. In: Proc. of the Int. Conf. on Comp. Design, pp. 46–53. IEEE Computer Society, Los Alamitos (2001)Google Scholar
  9. 9.
    Xilinx Inc.,

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • Ruzica Jevtic
    • 1
  • Carlos Carreras
    • 1
  1. 1.Dpto. de Ingeniería Electrónica, E.T.S.I. TelecomunicaciónUniversidad Politécnica de MadridMadridSpain

Personalised recommendations