Advertisement

Reverse Vgs Static CMOS (RVGS-SCMOS); A New Technique for Dynamically Compensating the Process Variations in Sub-threshold Designs

  • Bahman Kheradmand Boroujeni
  • Christian Piguet
  • Yusuf Leblebici
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5349)

Abstract

In this work we present a new static circuit topology for sub-threshold (sub-VT) digital design. Proposed topology is derived from SCMOS but modifications are done to introduce new adjustable parameters to provide about 4X more control on the delay and active-mode leakage of gates. Proposed gates have full-swing input and output signaling but when the internal NMOS/PMOS transistors are off, they have negative Vgs/Vsg bias, respectively. By controlling the amount of these reverse biases, we can compensate process and temperature variations. Proposed method can be applied to any device or technology node and has 20% area and delay overheads.

Keywords

Sub-VToperation process variations variation compensation logic style active-mode leakage 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Vittoz, E.: Weak Inversion for Ultimate Low-Power Logic. In: Piguet, C. (ed.) Low-Power Electronics Design, ch. 16. CRC Press, Boca Raton (2004)Google Scholar
  2. 2.
    Calhoun, B.H., et al.: Modeling and Sizing for Minimum Energy Operation in Sub-threshold Circuits. In: JSSC, vol. 40(9), pp. 1778–1786 (2005)Google Scholar
  3. 3.
    Zhai, B., et al.: A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency. In: VLSI Ckts. Symp. (2006)Google Scholar
  4. 4.
    Verma, N., Chandrakasan, A.P.: A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy. ISSCC Dig. Tech. Papers, pp. 328–329 (February 2007)Google Scholar
  5. 5.
    Kwong, J., et al.: A 65nm Sub-Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter. In: ISSCC, pp. 318–319 (2008)Google Scholar
  6. 6.
    De, V., et al.: Techniques for Leakage Power Reduction. In: Design of High-Performance Microprocessor Circuits, pp. 46–62. IEEE Press, NJ (2001)Google Scholar
  7. 7.
    Calhoun, B.H., Chandrakasan, A.P.: Ultra-Dynamic Voltage Scaling (UDVS) Using Sub-Threshold Operation and Local Voltage Dithering. In: JSSC 2006, vol. 41(1), pp. 238–245 (2006)Google Scholar
  8. 8.
    Zhai, B., et al.: Analysis and Mitigation of Variability in Subthreshold Design. In: ISLPED 2005 (2005)Google Scholar
  9. 9.
    Ryan, J.F., et al.: Analyzing and Modeling Process Balance for Sub-threshold Circuit Design. In: GLSVLSI 2007 (2007)Google Scholar
  10. 10.
    Tschanz, J., et al.: Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. In: JSSC (November 2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • Bahman Kheradmand Boroujeni
    • 1
    • 2
  • Christian Piguet
    • 1
  • Yusuf Leblebici
    • 2
  1. 1.Centre Suisse d’Electronique et de Microtechnique (CSEM)NeuchâtelSwitzerland
  2. 2.Ecole Polytechnique Fédérale de Lausanne (EPFL)LausanneSwitzerland

Personalised recommendations