Encryption in TECB Mode: Modeling, Simulation and Synthesis

  • M. B. I. Reaz
  • M. I. Ibrahimy
  • F. Mohd-Yasin
  • C. S. Wei
  • M. Kamada
Part of the Communications in Computer and Information Science book series (CCIS, volume 5)

Abstract

The growth of the Internet as a vehicle for secure communication has resulted in Data Encryption Standard (DES) no longer capable of providing high-level security for data protection. Triple Data Encryption Standard (3DES) is a symmetric block cipher with 192 bits key proposed to further enhance DES. Many applications crave for the speed of a hardware encryption implementation while trying to preserve the flexibility and low cost of a software implementation. This project used single core module to implement encryption in Triple DES Electronic Code Book (TECB) mode, which was modeled using hardware description language VHDL. The architecture was mapped in Altera EPF10K100EFC484-1 and EP20K200EFC672-1X for performance investigations and resulted in achieving encryption rate of 102.56 Mbps, area utilization of 2111 logic cells (25%) and a higher maximum operating frequency of 78.59 MHz by implementing on the larger FPGA device EP20K200EFC672-1X. It also suggested that 3DES hardware was 2.4 times faster than its software counterpart.

References

  1. 1.
    Aladdin Knowledge System, The enduring Value of Symmetric Encryption, White Paper, pp. 5–8 (August 2000)Google Scholar
  2. 2.
    Harper, S., Athanas, P.: A Security Policy Based Upon Hardware Encryption. In: System Sciences, 2004. Proceedings of the 37th Annual Hawaii International Conference, Virginia, January 5-8, 2004, pp. 190–197 (2004)Google Scholar
  3. 3.
    Runje, D., Kovac, M.: Universal Strong Encryption FPGA Core Implementation. In: Design, Automation and Test in Europe, 1998, Proc. France, February 23-26, 1998, pp. 923–924 (1998)Google Scholar
  4. 4.
    Cheung, O.Y.H., Leong, P.H.W.: Implementation of an FPGA Based Accelerator for Virtual Private Networks. In: Proceedings of IEEE International Conference on Field-Programmable Technology (ICFPT), Hong Kong, pp. 34–41 (2002)Google Scholar
  5. 5.
    Data Encryption Standard, Federal Information Processing Standards (FIPS) Publication 46-7, National Institute of Standards and Technology (NIST), USA (1999) Google Scholar
  6. 6.
    Kim, Y.S., Kang, W.S., Choi, J.R.: Implementation of 1024-bit Modular Processor for RSA Cryptosystem. In: AP-ASIC 2000, Proceedings of the Second IEEE Asia Pacific Conference, Korea, August 28-30, 2000, pp. 187–190.Google Scholar
  7. 7.
    Sanchez-Avilla, C., Sanchez-Reillo, R.: The Rijndael Block Cipher (AES Proposal): A Comparison with DES. In: Security Technology, 2001 IEEE 35th International Carnahan Conference, London, October 16-19, 2001, pp. 229–234 (2001)Google Scholar
  8. 8.
    Raghuram, S.S., Chakrabarti, C.: A Programmable Processor for Cryptography. In: Proceedings. The 2000 IEEE International Symposium on Circuits and Systems, Geneva Switzerland, May 28-31, 2000, vol. 5, pp. 685–688 (2000)Google Scholar
  9. 9.
    Wu, L., Weaver, C., Austin, T.: Crypto Maniac: A Fast Flexible Architecture for Secure Communication. In: Computer Architecture, 2001. Proceeding. 28th Annual International Symposium, Goteborg, Sweden, 30 June-4 July 2001, pp. 110–119 (2001)Google Scholar
  10. 10.
    Chodowiec, P.R.: Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware. Master Thesis, 150 pages, George Mason University (2002)Google Scholar
  11. 11.
    Orlin Grabbe, J.: (January 5, 2004), www.aci.net/kalliste/des.htm

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • M. B. I. Reaz
    • 1
  • M. I. Ibrahimy
    • 1
  • F. Mohd-Yasin
    • 2
  • C. S. Wei
    • 2
  • M. Kamada
    • 3
  1. 1.Department of Electrical and Computer EngineeringInternational Islamic University MalaysiaKuala LumpurMalaysia
  2. 2.Faculty of EngineeringMultimedia UniversityCyberjayaMalaysia
  3. 3.Department of Computer and Information SciencesIbaraki UniversityHitachiJapan

Personalised recommendations