LPA: A First Approach to the Loop Processor Architecture

  • Alejandro García
  • Oliverio J. Santana
  • Enrique Fernández
  • Pedro Medina
  • Mateo Valero
Conference paper

DOI: 10.1007/978-3-540-77560-7_19

Part of the Lecture Notes in Computer Science book series (LNCS, volume 4917)
Cite this paper as:
García A., Santana O.J., Fernández E., Medina P., Valero M. (2008) LPA: A First Approach to the Loop Processor Architecture. In: Stenström P., Dubois M., Katevenis M., Gupta R., Ungerer T. (eds) High Performance Embedded Architectures and Compilers. HiPEAC 2008. Lecture Notes in Computer Science, vol 4917. Springer, Berlin, Heidelberg

Abstract

Current processors frequently run applications containing loop structures. However, traditional processor designs do not take into account the semantic information of the executed loops, failing to exploit an important opportunity. In this paper, we take our first step toward a loop-conscious processor architecture that has great potential to achieve high performance and relatively low energy consumption.

In particular, we propose to store simple dynamic loops in a buffer, namely the loop window. Loop instructions are kept in the loop window along with all the information needed to build the rename mapping. Therefore, the loop window can directly feed the execution back-end queues with instructions, avoiding the need for using the prediction, fetch, decode, and rename stages of the normal processor pipeline. Our results show that the loop window is a worthwhile complexity-effective alternative for processor design that reduces front-end activity by 14% for SPECint benchmarks and by 45% for SPECfp benchmarks.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Alejandro García
    • 1
  • Oliverio J. Santana
    • 2
  • Enrique Fernández
    • 2
  • Pedro Medina
    • 2
  • Mateo Valero
    • 1
    • 3
  1. 1.Universitat Politècnica de CatalunyaSpain
  2. 2.Universidad de Las Palmas de Gran CanariaSpain
  3. 3.Barcelona Supercomputing CenterSpain

Personalised recommendations