A Distributed Scheduling Algorithm in Central-Stage Buffered Multi-stage Switching Fabrics

  • Yuxiang Hu
  • Fang Dong
  • Julong Lan
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4847)


The current MSM switching fabric has poor performance under unbalanced traffic. To eliminate the internal congestion of switching fabric, we put forward a new central-stage buffered multi-stage switching fabric—CB-3Clos and the backpressure-based strategy to control flows under credit-dispensed mode. By analyzing the condition to satisfy the central-stage load balance, we also advance an iSLIP alike scheduling algorithm—RGA. The simulation results show: compared with CRRD algorithm based on MSM switching fabric, the RGA algorithm has high throughput irrespective with the arriving traffic model and better performance in packet delay. At the same time, the QoS can be guaranteed.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Clos, C.: A study of nonblocking switching fabric networks [J]. BSTJ 32(5), 406–424 (1953)Google Scholar
  2. 2.
    Chao, H.J., Deng, K., Jing., Z., Petabit, A.: Photonic Packet Switch (P3S) [C]. In: Proc. IEEE Infocom 2003, vol. 21(7), pp. 1096–1112. IEEE Computer Society Press, Los Alamitos (2003)Google Scholar
  3. 3.
    Oki, E., Jing, Z., Rojas-Cessa, R., et al.: Concurrent Round-Robin-Based Dispatching Schemes for Clos-Network Switches [J]. IEEE/ACM Trans. on Networking 10(2), 830–844 (2002)CrossRefGoogle Scholar
  4. 4.
    Sapountzis, G., Katevenis, M.: Benes Switching Fabrics with O(N)-Complexity Internal Backpressure [J]. IEEE Communications Magazine 43(1), 88–94 (2005)CrossRefGoogle Scholar
  5. 5.
    Kong, H.T., Morris, R.: Credit-Based Flow Control for ATM [J]. IEEE Magazine 9(2), 40–48 (1995)CrossRefGoogle Scholar
  6. 6.
    Duato, J., Johnson, I., Flich, J., et al.: A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks [C]. In: Proc. HPCA-11, San Francisco, USA, pp. 108–119 (February 2005)Google Scholar
  7. 7.
    Chrysos, N., Katevenis, M.: Scheduling in Switches with Small Internal Buffers [C]. In: Proc. IEEE Globecom2005, MO, USA, pp. 614–619 (2005)Google Scholar
  8. 8.
    Chang, C., Chen, W., Juang, H.: On Service Guarantees for Input Buffered Crossbar Switches: A Capacity Decomposition Approach by Birkhoff and von Neumann [C]. In: Proceedings of IEEE IWQoS, pp. 79–86 (1999)Google Scholar
  9. 9.
    Chao, H.J., Park, J.S.: Centralized contention resolution schemes for a large-capacity optical ATM switch [C]. In: Proc. IEEE ATM workshop, pp. 11–16 (1998)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Yuxiang Hu
    • 1
  • Fang Dong
    • 1
  • Julong Lan
    • 1
  1. 1.National Digital Switching System Engineering & Technological Research Center, Zhenzhou, Henan, 450002P.R. China

Personalised recommendations