Power-Aware Fat-Tree Networks Using On/Off Links

  • Marina Alonso
  • Salvador Coll
  • Vicente Santonja
  • Juan-Miguel Martínez
  • Pedro López
  • José Duato
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4782)

Abstract

Nowadays, power consumption reduction techniques are being increasingly used in computer systems, and high-performance computing systems are not an exception. In particular, the power consumed by the interconnect circuitry has a non-negligible contribution to the total system budget. In this scenario, fat-tree interconnection networks are one of the most popular topologies. This topology is particularly well-suited for applying power consumption reduction techniques since it provides multiple alternative paths for each source/destination pair. In this paper, we present a mechanism that dynamically adjusts the available network bandwidth by switching links on and off, according to the traffic requirements. This mechanism provides significant reduction in power consumption while maintaining the original underlying routing algorithm, at the expense of slight latency increase for low loads.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    TOP500 Supercomputer Sites (2007), http://www.top500.org
  2. 2.
    Kim, E.J., et al.: Energy optimization techniques in cluster interconnects. In: ISLPED 2003, pp. 459–464 (2003)Google Scholar
  3. 3.
    Petrini, F., Vanneschi, M.: Performance analysis of wormhole routed k-ary n-trees. Int. Journal on Foundations of Computer Science 9(2), 157–177 (1998)CrossRefGoogle Scholar
  4. 4.
    Vetter, J., Mueller, F.: Communication characteristics of large-scale scientific applications for contemporary cluster architectures. In: IPDPS (2002)Google Scholar
  5. 5.
    Shalf, J., Kamil, S., Oliker, L., Skinner, D.: Analyzing ultrascale application communication requirements for a reconfigurable hybrid interconnect. In: Proceedings of the ACM/IEEE SC 2005 Conference, SuperComputing 2005 (2005)Google Scholar
  6. 6.
    Soteriou, V., Peh, L.S.: Design-space exploration of power-aware on/off interconnection networks. In: ICCD 2004, San Jose, pp. 510–517 (2004)Google Scholar
  7. 7.
    Shang, L., Peh, L.S., Jha, N.K.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: HPCA-9. Proceedings of the 9th Int. Symposium on High-Performance Computer Architecture, Anaheim, CA, pp. 79–90 (2003)Google Scholar
  8. 8.
    Stine, J.M., Carter, N.P.: Comparing adaptive routing and dynamic voltage scaling for link power reduction. Computer Architecture Letters (2004)Google Scholar
  9. 9.
    Soteriou, V., Peh, L.S.: Dynamic Power Management for Power Optimization of Interconnection Networks Using On/Off Links. In: Hot Interconnects 11, Stanford University, Palo Alto CA (2003)Google Scholar
  10. 10.
    Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks: an Engineering Approach. Morgan Kaufmann, San Francisco (2002)Google Scholar
  11. 11.
    Alonso, M., Coll, S., Martínez, J.M., Santonja, V., López, P.: Dynamic power saving in fat-tree interconnection networks using on/off links. In: HPPAC 2006, Rhodes Island, Greece, IEEE Computer Society, Los Alamitos (2006)Google Scholar
  12. 12.
    Alonso, M., Martínez, J.M., Santonja, V., López, P.: Reducing Power Consumption in Interconnection Networks by Dynamically Adjusting Link Width. In: Danelutto, M., Vanneschi, M., Laforenza, D. (eds.) Euro-Par 2004. LNCS, vol. 3149, pp. 882–890. Springer, Heidelberg (2004)Google Scholar
  13. 13.
    Duato, J.: A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks. IEEE Transactions on Parallel and Distributed Systems 4(12), 1320–1331 (1993)CrossRefGoogle Scholar
  14. 14.
    Kim, J., Horowitz, M.A.: Adaptive Supply Serial Links with sub-1V Operation and Per-pin Clock Recovery. IEEE Journal of Solid State Circuits 1403–1413 (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Marina Alonso
    • 1
  • Salvador Coll
    • 2
  • Vicente Santonja
    • 1
  • Juan-Miguel Martínez
    • 1
  • Pedro López
    • 1
  • José Duato
    • 1
  1. 1.Dept. of Computer Engineering 
  2. 2.Dept. of Electronic Engineering, Universidad Politécnica de Valencia, Camino de Vera s/n, 46022 ValenciaSpain

Personalised recommendations