Advertisement

A Direction to Avoid Re-encryption in Cryptographic File Sharing

  • Lanxiang Chen
  • Dan Feng
  • Lingfang Zeng
  • Yu Zhang
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4672)

Abstract

Almost all cryptographic file sharing systems need re-encryption when the sharing was revoked. These systems differ from each other only in the timing of re-encryption. As re-encryption is an expensive operation, it is significant to avoid re-encryption. The purpose of this paper is to advise a direction to avoid re-encryption and facilitate file sharing in cryptographic file sharing system. A Black-box model is set up to achieve this objective. In the model, FPGA or ASIC chips are used to act as the black-box as they have been extensively researched and applied in cryptography. Some applications of FPGA and ASIC in cryptography are detailed in this paper. Their feasibility to be functioned as the black-box is discussed. Also a software implementation on FPGA is attached with tested and effective performance.

Keywords

cryptographic file system FPGA ASIC access control 

References

  1. 1.
    Blaze, M.: A Cryptographic File System for Unix. In: First ACM Conference on Communications and Computing Security, Fairfax, VA (November 1993)Google Scholar
  2. 2.
    Cattaneo, G., Catuogno, L., Persiano, P., Sorbo, A.D.: Design and implementation of a transparent cryptographic file system for UNIX. In: FREENIX Track: 2001 USENIX Annual Technical Conference (2001)Google Scholar
  3. 3.
    Goh, E.-J., Shacham, H., Modadugu, N., Boneh, D.: SiRiUS: Securing Remote Untrusted Storage. In: Proceedings of the Tenth Network and Distributed Systems Security (NDSS) Symposium, pp. 131–145 (2003)Google Scholar
  4. 4.
    Miller, E.L., Long, D.D.E., Freeman, W.E., Reed, B.C.: Strong security for network-attached storage. In: Proceedings of the 2002 Conference on File and Storage Technologies, Monterey, CA, pp. 1–13 (2002)Google Scholar
  5. 5.
    Kallahalla, M., Riedel, E., Swaminathan, R., Wang, Q., Fu, K.: Plutus: scalable secure file sharing on untrusted storage. In: USENIX File and Storage Technologies (2003)Google Scholar
  6. 6.
    Fu, K.: Group sharing and random access in cryptographic storage file system, Master’s thesis, MIT (1999)Google Scholar
  7. 7.
    Wright, C.P., Martino, M.C., Zadok, E.: Ncryptfs: A secure and convenient cryptographic file system. In: USENIX Annual Technical Conference (2003)Google Scholar
  8. 8.
    National Institute of Standards and Technology (NIST), Advanced Encryption Standard (AES), Federal Information Processing Standards Publications, vol. 197 (2001)Google Scholar
  9. 9.
    Gittins, B., Landman, H., O’Neil, S., Kelson, R.: A Presentation on VEST Hardware Performance, Chip Area Measurements, Power Consumption Estimates and Benchmarking in relation to AES, SHA-256 and SHA-512 (November 14, 2005)Google Scholar
  10. 10.
    Verbauwhede, I., Schaumont, P., Kuo, H.: Design and Performance Testing of a 2.29 Gb/s Rijndael Processor. IEEE J. Solid-State Circuits (JSSC 2003), 569–572 (2003)Google Scholar
  11. 11.
    Su, C.-P., Horng, C.-L., Huang, C.-T., Wu, C.-W.: A configurable AES processor for enhanced security. In: ASP-DAC, pp. 361–366 (2005)Google Scholar
  12. 12.
    Hodjat, A., Verbauwhede, I.: Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors. IEEE Trans. Computers 55(4), 366–372 (2006)CrossRefGoogle Scholar
  13. 13.
    Hodjat, A., Verbauwhede, I.: Speed-area trade-off for 10 to 100 Gbits/s throughput AES processor. In: 2003 IEEE Asilomar Conference on Signals, Systems, and Computers (November 2003), http://www.ee.ucla.edu/~ahodjat/AES/asilomar_paper_alireza.pdf
  14. 14.
    “AES Core”, North Pole Engineering, http://www.northpoleengineering.com/aescore.htm
  15. 15.
    Morioka, S., Satoh, A.: A 10 Gbps Full-AES Crypto Design with a Twisted-BDD S-Box Architecture. In: ICCD 2002. IEEE International Conference on Computer Design (2002)Google Scholar
  16. 16.
    Gaj, K., Chodowiec, P.: Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays. In: Naccache, D. (ed.) CT-RSA 2001. LNCS, vol. 2020, pp. 84–99. Springer, Heidelberg (2001)CrossRefGoogle Scholar
  17. 17.
    Ichikawa, T., Kasuya, T., Matsui, M.: Hardware Evaluation of the AES Finalists. In: Proc. Third AES Candidate Conf. (2000)Google Scholar
  18. 18.
    Gaj, K., Chodowiec, P.: Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware. In: AES3 2000. Proc. Third Advanced Encryption Standard Candidate Conf., pp. 40–54 (2000)Google Scholar
  19. 19.
    Fischer, V.: Realization of the Round 2 Candidates Using Altera FPGA. In: AES3 2000. Comments Third Advanced Encryption Standard Candidates Conf. (2000)Google Scholar
  20. 20.
    Rouvroy, G., Standaert, F.-X., Quisquater, J.-J., Legat, J.-D.: Compact and Efficient Encryption/Decryption Module for FPGA Implementation of AES Rijndael Very Well Suited for Small Embedded Applications. In: ITCC 2004, special session on embedded cryptographic hardware, vol. II, pp. 583–587. IEEE Computer Society, Los Alamitos (2004)Google Scholar
  21. 21.
    Fu, Y., Hao, L., Zhang, X., Yang, R.: ICESS 2005. LNCS, vol. 3820. Springer, Heidelberg (2005)Google Scholar
  22. 22.
    AES Core for FGPA and ASIC, Helion Technology, http://www.heliontech.com/core2.htm
  23. 23.
    Rivest, R.L., Shamir, A., Adleman, L.M.: A Method for Obtaining Digital Signatures and Public-key Cryptosystems. Communications of the ACM 21(2), 120–126 (1978)MathSciNetCrossRefMATHGoogle Scholar
  24. 24.
    M.-S., F.J., Kang.: A Novel Systolic VLSI Architecture for Fast RSA Modular Multiplication. In: Proceedings of the 2002 IEEE Asia-Pacific Conference on ASIC 2002, pp. 81-84 (2002) Google Scholar
  25. 25.
    Yeşil, S., İsmailoğlu, N., Tekmen, Ç., Aşkar, M.: Two Fast RSA Implementations Using High-Radix Montgomery Algorithm. In: 2004 IEEE International Symposium on Circuits and Systems, pp. 557–560 (2004)Google Scholar
  26. 26.
    Blum, T., Paar, C.: Montgomery Modular Exponentiation on Reconfigurable Hardware. In: Proceedings 14th IEEE Symposium on Computer Arithmetic, pp. 70–77 (1999)Google Scholar
  27. 27.
    Cilardo, A., Mazzeo, A., Romano, L., Saggese, G.P.: Carry-Save Montgomery Modular Exponentiation on Reconfigurable Hardware. In: DATE 2004. Procs. of the Design, Automation, and Test in Europe Conference (2004)Google Scholar
  28. 28.
    McIvor, C., McLoone, M., McCanny, J.V.: High-Radix Systolic Modular Multiplication on Reconfigurable Hardware. In: IEEE International Conference on Field Programmable Technology, pp. 13–19 (2005)Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2007

Authors and Affiliations

  • Lanxiang Chen
    • 1
  • Dan Feng
    • 1
  • Lingfang Zeng
    • 1
  • Yu Zhang
    • 1
  1. 1.School of Computer, Huazhong University of Science and Technology, Key Laboratory of Data Storage System, Ministry of Education, WuhanChina

Personalised recommendations