Template Vertical Dictionary-Based Program Compression Scheme on the TTA

  • Lai Mingche
  • Wang Zhiying
  • Guo JianJun
  • Dai Kui
  • Shen Li
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4644)


As a critical technology in the embedded system nowadays, program code compression can improve the code density and reduce the power consumption. Especially for the Transport Triggered Architecture (TTA), the long instruction word is one of the key problems to degrade the processor performance. In this paper, with the analysis to the spatial locality of the data transports, a template vertical dictionary-based program compression scheme is proposed. It not only efficiently eliminates the redundant empty slots as well as the invalid long immediate encodings, but also applies the vertical dictionary-based compression at the slot level. The experiment shows that this scheme achieves the compression ratio of 32.3%, especially corresponds to the tiny dictionary size. Then, the effects on area and power consumption are also measured. The total area of the processor core and the local instruction memory could be reduced by about 29% and power consumption by nearly 25% respectively.


transport triggered architecture code compression spatial locality dictionary-based power consumption 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Riemens, A.K., Vissers, K.A., Schutten, R.J.: TriMedia CPU64 application domain and benchmark suite. In: ICCD 1999, pp. 580–585 (1999)Google Scholar
  2. 2.
    TMS320C64x CPU: Instruction Set Reference Guide, Texas Instruments, USA (2000)Google Scholar
  3. 3.
    Colwell, R.P., Nix, R.P., O’Connel, J.J.: A VLIW architecture for a trace scheduling compiler. IEEE Trans. Comput. 37(8), 679–967 (1988)CrossRefGoogle Scholar
  4. 4.
    Corporaal, H.: Microprocessor Architecture from VLIW to TTA. John Wiley & Sons Ltd, West Sussex, England (1998)Google Scholar
  5. 5.
    Kuukkanen, P., Takala, J.: Bitwise and dictionary modeling for code compression on transport triggered architectures. WSEAS Transactions on Circuits and Systems 3(9), 1750–1755 (2004)Google Scholar
  6. 6.
    Heikkinen, J., Rantanen, T., Cilio, A.G.M., Takala, J., Corporaal, H.: Valuating Template-Based Instruction Compression on Transport Triggered Architectures. In: IWSOC 2003, pp. 192–195 (2003)Google Scholar
  7. 7.
    Heikkinen, J., Cilio, A., Takala, J., Corporaal, H.: Dictionary-Based Program Compression on Transport Triggered Architectures. In: Proc. IEEE Int. Symp. on Circuits and Systems, Kobe, Japan, May 23-26, pp. 1122–1125 (2005)Google Scholar
  8. 8.
    Hong, Y., Li, S., Kui, D., Zhiying, W.: A TTA-based ASIP design methodology for embedded systems. Journal of Computer Research and Development 43(4), 752–758 (2006)Google Scholar
  9. 9.
    Witten, I.H., Moffat, A., Bell, T.C.: Managing Gigabytes: Compressing and Indexing Documents and Images. Morgan Kaufmann Publishers, San Francisco, CA, U.S.A. (1999)Google Scholar
  10. 10.
    Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A tool for evaluating and synthesizing multimedia communications systems. In: Proc. 30th Ann. IEEE/ACM Int. Symp. Microarchitecture, Research Triangle Park, December 1-3, 1997, pp. 330–335 (1997)Google Scholar
  11. 11.
  12. 12.
    Corporaal, H., Hoogerbrugge, J.: Code generation for Transport Triggered Architectures, Code Generation for Embedded Processors (1995)Google Scholar
  13. 13.
    Heikkinen, J., Takala, J.: Effects of Program Compression. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds.) SAMOS 2006. LNCS, vol. 4017, pp. 259–268. Springer, Heidelberg (2006)CrossRefGoogle Scholar
  14. 14.
    Data Sheet: PrimePower Full-Chip Dynamic Power Analysis for Multimillion-Gate Design, Synopsys, Inc. (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Lai Mingche
    • 1
  • Wang Zhiying
    • 1
  • Guo JianJun
    • 1
  • Dai Kui
    • 1
  • Shen Li
    • 1
  1. 1.School of Computer National University of Defense Technology, Chang ShaP.R. China

Personalised recommendations