Towards Automating Simulation-Based Design Verification Using ILP

  • Kerstin Eder
  • Peter Flach
  • Hsiou-Wen Hsueh
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4455)

Abstract

Increasing the productivity of simulation-based semiconductor design verification is one of the urgent challenges identified in the International Technology Roadmap for Semiconductors. The most difficult aspect is the generation of stimulus for functional coverage closure. This paper introduces a new Coverage-Directed test Generation (CDG) feedback loop which applies Inductive Logic Programming (ILP) to selected tests and coverage data to induce rules that can be used to automatically direct stimulus generation towards outstanding coverage. The case study documented in this paper shows a significant reduction of simulation time when ILP-based CDG is compared to random test generation. This is an exciting and promising new application area for ILP.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    International Technology Roadmap for Semiconductors, Design Chapter, 2005 edn. available at, http://public.itrs.net/
  2. 2.
    Adir, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., Ziv, A.: Genesys-Pro: Innovations in test program generation for functional processor verification. IEEE Design & Test of Computers 21(2), 84–93 (2004)CrossRefGoogle Scholar
  3. 3.
    Bergeron, J.: Writing Testbenches: Functional Verification of HDL Models, 2nd edn. Kluwer Academic Publishers, Dordrecht (2003)MATHGoogle Scholar
  4. 4.
    Bose, M., Shin, J., Rudnick, E.M., Dukes, T., Abadir, M.: A genetic approach to automatic bias generation for biased random instruction generation. In: CEC2001: Congress on Evolutionary Computing, pp. 442–448 (May 2001)Google Scholar
  5. 5.
    Braun, M., Fine, S., Ziv, A.: Enhancing the Efficiency of Bayesian Network Based Coverage Directed Test Generation. In: HLDVT. IEEE International High-Level Validation and Test Workshop, IEEE Computer Society Press, Los Alamitos (2004)Google Scholar
  6. 6.
    Corno, F., Cumani, G., Reorda, M.S., Squillero, G.: Evolutionary test program induction for microprocessor design verification. In: ATS 2002: IEEE Asian Test Symposium, pp. 368–373. Guam (USA) (November 2002)Google Scholar
  7. 7.
    Corno, F., Sanchez, E., Reorda, M.S., Squillero, G.: Automatic Test Program Generation: A Case Study. IEEE Design & Test of Computers 21(2), 102–109 (2004)CrossRefGoogle Scholar
  8. 8.
    Fine, S., Levinger, M., Ziv, A.: Apparatus and method for coverage directed test. Patent Number: US2004249618, IBM (US) (December 09, 2004)Google Scholar
  9. 9.
    Fine, S., Ziv, A.: Coverage directed test generation for functional verification using Bayesian networks. In: DAC 2003: 40th Design Automation Conference, pp. 286–291. California (USA) (June 2003)Google Scholar
  10. 10.
    Finn, P., Muggleton, S., Page, D., Srinivasan, A.: Pharmacophore Discovery using the Inductive Logic Programming System Progol. Machine Learning 30, 241–273 (1998)CrossRefGoogle Scholar
  11. 11.
    Horch, J.: Entwurf eines RISC-Prozessors in der Hardwarebeschreibungssprache VHDL. Technical report, Technische Universitaet Darmstadt Institut fuer Datentechnik (1997)Google Scholar
  12. 12.
    King, R.D., Whelan, K.E., Jones, F.M., Reiser, P.G.K., Bryant, C.H., Muggleton, S.H., Kell, D.B., Oliver, S.G.: Functional genomic hypothesis generation and experimentation by a robot scientist. Nature (letters to nature) 427, 247–251 (2004)CrossRefGoogle Scholar
  13. 13.
    Lachish, O., Marcus, E., Ur, S., Ziv, A.: Hole analysis for functional coverage data. In: DAC2002: 39th Design Automation Conference, New Orleans, Louisiana, USA (June 2002)Google Scholar
  14. 14.
    Lavrac, N., Dzeroski, S.: Inductive Logic Programming. Techniques and Applications. Ellis Horwood, New York (1994)MATHGoogle Scholar
  15. 15.
    Lloyd, J.W.: Foundations of Logic Programming, 2nd edn. Springer, Heidelberg (1987)MATHGoogle Scholar
  16. 16.
    Michie, D., Muggleton, S., Page, D., Srinivasan, A.: To the international computing community: A new East-West challenge. Technical report, Oxford University Computing laboratory, Oxford, UK (1994)Google Scholar
  17. 17.
    Muggleton, S.: Inverse Entailment and Progol. New Generation Computing 13(3-4), 245–286 (1995)CrossRefGoogle Scholar
  18. 18.
    Nativ, G., Mittermaier, S., Ur, S., Ziv, A.: Cost evaluation of coverage directed test generation for the IBM mainframe. In: ITC 2001: International Test Conference, pp. 793–802 (October 2001)Google Scholar
  19. 19.
    Page, D., Srinivasan, A.: ILP: A Short Look Back and a Longer Look Forward. Journal of Machine Learning Research 4, 415–430 (2003)CrossRefGoogle Scholar
  20. 20.
    Seger, C.-J.H.: An introduction to formal verification. Technical Report 92-13, UBC, Department of Computer Science, Vancouver, BC, Canada (June 1992)Google Scholar
  21. 21.
    Smith, J., Bartley, M., Fogarty, T.: Microprocessor design verification by two-phase evolution of variable length tests. In: Proceedings of the 1997 IEEE International Conference on Evolutionary Computing, pp. 453–458. IEEE Computer Society Press, Los Alamitos (1997)CrossRefGoogle Scholar
  22. 22.
    Ur, S., Ziv, A.: Off-the-shelf vs. custom-made coverage models, which is the one for you. In: Proceedings of the 7th International Conference on Software Testing, Analysis and Review (STAR) (May 1998)Google Scholar
  23. 23.
    Wagner, I., Bertacco, V., Austin, T.: StressTest: An automatic approach to test generation via activity monitors. In: DAC 2005: 42nd Design Automation Conference, pp. 783–788, Anaheim, California (USA) (June 2005)Google Scholar
  24. 24.
    Yu, X., Fin, A., Fummi, F., Rudnick, E.M.: A Genetic Testing Framework for Digital Integrated Circuits. In: ICTAI. Proceedings of the International Conference on Tools with Artificial Intelligence, p. 521. IEEE Computer Society Press, Los Alamitos (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Kerstin Eder
    • 1
  • Peter Flach
    • 1
  • Hsiou-Wen Hsueh
    • 1
  1. 1.Department of Computer Science, University of Bristol, MVB, Woodland Road, Bristol BS8 1UBUK

Personalised recommendations